Handling memory faults for mirrored memory

Details Handling memory faults for mirrored memory Handling memory faults for mirrored memory

2007-11-27

2007-11-27

Verbrugge, Kevin (Department: 2189)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S162000, C714S006130, C714S006130

Reexamination Certificate

active

10811566

ABSTRACT:
Handling a faulting memory of a pair of mirrored memories includes initially causing a non-faulting memory of the pair of mirrored memories to service all read and write operations for the pair of mirrored memories, determining that hardware corresponding to the faulting memory of the pair of mirrored memories has been successfully replaced to provide a new memory, in response to the new memory being provided, causing data to be copied from the non-faulting memory to the new memory while data is being read to and written from the non-faulting memory, and, in response to successful copying to the new memory, causing writes to be performed to both memories of the pair of mirrored memories and selecting one of the pair of mirrored memories for read operations when one or more read operations are performed. Handling a faulting memory may also include, in response to a write being performed to the non-faulting memory while data is being copied from the non-faulting memory to the new memory, causing the write to be performed to the non-faulting memory and the new memory.

REFERENCES:
patent: 5206939 (1993-04-01), Yanai et al.
patent: 5544347 (1996-08-01), Yanai et al.
patent: 5586291 (1996-12-01), Lasker et al.
patent: 5664144 (1997-09-01), Yanai et al.
patent: 5742792 (1998-04-01), Yanai et al.
patent: 5761705 (1998-06-01), DeKoning et al.
patent: 5778394 (1998-07-01), Galtzer et al.
patent: 5845147 (1998-12-01), Vishlitzky et al.
patent: 5857208 (1999-01-01), Ofek
patent: 5909692 (1999-06-01), Yanai et al.
patent: 6173377 (2001-01-01), Yanai et al.
patent: 6185653 (2001-02-01), Yanai et al.
patent: 6418509 (2002-07-01), Yanai et al.
patent: 6502205 (2002-12-01), Yanai et al.
patent: 6571324 (2003-05-01), Elkington et al.
patent: 6587919 (2003-07-01), Yanai et al.
patent: 6625705 (2003-09-01), Yanai et al.
patent: 6647474 (2003-11-01), Yanai et al.
patent: 6965979 (2005-11-01), Burton
patent: 7055059 (2006-05-01), Yanai et al.
patent: 7073090 (2006-07-01), Yanai et al.
patent: 2004/0148486 (2004-07-01), Burton
patent: 2004/0205384 (2004-10-01), Lai et al.

Affiliated with

Also associated with

Rating

Handling memory faults for mirrored memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Handling memory faults for mirrored memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Handling memory faults for mirrored memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3840057