Growth enhancement of hemispherical grain silicon on a doped pol

Details Growth enhancement of hemispherical grain silicon on a doped pol Growth enhancement of hemispherical grain silicon on a doped pol

1998-06-26

2000-04-04

Bowers, Charles

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

438398, 438DIG964, H01L 2120, H01L 218242

Patent

active

060460830

ABSTRACT:
A process for creating a storage node electrode for a DRAM capacitor structure, featuring increased surface area accomplished using an HSG silicon layer as the top layer for the storage node electrode, has been developed. The process features the use of a composite buffer layer of undoped and lightly doped amorphous silicon layers, located overlying a heavily doped amorphous silicon layer, and then followed by the deposition of HSG silicon seeds. A first anneal cycle then allows formation of an undoped HSG silicon layer to be realized on the underlying heavily doped amorphous silicon layer, via consumption of the HSG seeds, and of the composite buffer layer of undoped and lightly doped amorphous silicon layers. A second anneal cycle then allows dopant from the underlying heavily doped amorphous silicon layer to reach the undoped HSG silicon layer, resulting in a doped HSG silicon layer. Patterning, or CMP, of the doped HSG silicon layer, and of the heavily doped amorphous silicon layer, results in the creation of a storage node electrode. The use of the composite buffer layer allows the growth of an undoped HSG silicon layer to be achieved, thus maximizing uniformity and HSG silicon roughness, while the anneal cycle, applied to the undoped HSG silicon layer, results in the attainment of the doped HSG silicon layer, offering reduced capacitance depletion compared to undoped HSG silicon counterparts.

REFERENCES:
patent: 5266514 (1993-11-01), Tuan et al.
patent: 5597754 (1997-01-01), Lou et al.
patent: 5634974 (1997-06-01), Weimer et al.
patent: 5639685 (1997-06-01), Zahurak et al.
patent: 5639689 (1997-06-01), Woo
patent: 5656531 (1997-08-01), Thakur et al.
patent: 5691228 (1997-11-01), Ping et al.
patent: 5760434 (1998-06-01), Zahurak et al.
patent: 5831282 (1998-11-01), Nuttall
patent: 5837580 (1998-11-01), Thakur et al.
patent: 5858852 (1999-01-01), Aiso et al.
patent: 5963805 (1999-10-01), Kang et al.

Affiliated with

Also associated with

Rating

Growth enhancement of hemispherical grain silicon on a doped pol does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Growth enhancement of hemispherical grain silicon on a doped pol, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Growth enhancement of hemispherical grain silicon on a doped pol will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-364503