Graphical editor for defining memory test sequences

Details Graphical editor for defining memory test sequences Graphical editor for defining memory test sequences

1997-11-25

2000-02-22

Nguyen, Hoa T.

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

714738, G01R 3128

Patent

active

060292628

ABSTRACT:
A technique for specifying test signals such as to be applied to a memory integrated circuit, by graphically displaying and editing a sequence of test cycles, together with a graphic indication of parameters that specify which of the test cycles are to be repeated. The preparation of detailed instructions for tester equipment may therefore be carried out automatically by computer software that interprets the graphic indications and generates tester microcode. As a result, knowledge of test equipment programming is not required to prepare test programs.

REFERENCES:
patent: 4315315 (1982-02-01), Kossiakoff
patent: 4460999 (1984-07-01), Schmidt
patent: 5153886 (1992-10-01), Tuttle
patent: 5220512 (1993-06-01), Watkins et al.
patent: 5293478 (1994-03-01), Yamamoto et al.
patent: 5371851 (1994-12-01), Pieper et al.
patent: 5392294 (1995-02-01), Bosch et al.
patent: 5461310 (1995-10-01), Cheung et al.
patent: 5557559 (1996-09-01), Rhodes
patent: 5623418 (1997-04-01), Rostoker et al.
patent: 5644581 (1997-07-01), Wu
patent: 5910895 (1999-06-01), Proskauer et al.

Affiliated with

Also associated with

Rating

Graphical editor for defining memory test sequences does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Graphical editor for defining memory test sequences, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Graphical editor for defining memory test sequences will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-529999