Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1997-01-27
2000-05-16
Whitehead, Jr., Carl
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438427, 438626, 438634, 438697, H01L 21302
Patent
active
060637021
ABSTRACT:
The present invention provides a method of manufacturing of planarizing an insulating layer using a reduced size reversed interconnect mask and an etch stop layer. Spaced interconnections 22 are provided over the semiconductor substrate 10. An etch stop layer 26 is formed over the raised portions 22. A dielectric layer 30 is formed over the etch stop layer 26. The top of the first dielectric layer 30 over the valley 23 is about coplanar with the top of the etch stop layer 26 over the raised portion 22. A reduced size, reverse interconnect (photoresist) mask 40 is formed over the first dielectric layer 30. The reduced size, reverse interconnect mask 40 covers portions of the valleys 23 between the raised portions. The first dielectric layer 30 is etched using the reverse interconnect mask 40 as an etch mask leaving dielectric blocks 30A over the narrow valleys 23. The dielectric blocks 30A fill in the valleys 23 between the raised portions thereby eliminating the need for a global planarization step. A second dielectric layer formed over the etch stop layer 26 and blocks 30A thereby providing the dielectric layer with a planar top surface.
REFERENCES:
patent: 3976524 (1976-08-01), Feng
patent: 5015602 (1991-05-01), Van Der Plas et al.
patent: 5077234 (1991-12-01), Scoopo et al.
patent: 5175122 (1992-12-01), Wang et al.
patent: 5346584 (1994-09-01), Nasr et al.
patent: 5350486 (1994-09-01), Huang
patent: 5445996 (1995-08-01), Kodera et al.
patent: 5494857 (1996-02-01), Cooperman et al.
patent: 5518950 (1996-05-01), Ibok et al.
patent: 5534901 (1996-07-01), Drake
patent: 5635428 (1997-06-01), Martin et al.
patent: 5792707 (1998-08-01), Chung
Wolf et al. "Silicon Processing for the VLSI ERa" vol. 1, pp. 421-423, 1996 .
Chartered Semiconductor Manufacturing Ltd.
Guerrero Maria
Jr. Carl Whitehead
Pike Rosemary L. S.
Saile George O.
LandOfFree
Global planarization method for inter level dielectric layers us does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Global planarization method for inter level dielectric layers us, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Global planarization method for inter level dielectric layers us will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-258531