Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2005-10-04
2005-10-04
Dang, Phuc T. (Department: 2818)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S453000
Reexamination Certificate
active
06951791
ABSTRACT:
An integrated circuit chip comprises a periphery portion and a memory portion. The memory portion includes a data storage layer and a logic layer formed underneath the data storage layer and is separated therefrom by an intermediate layer. A first conductive layer is formed within the intermediate layer to communicatively couple the periphery and memory portions of the integrated circuit chip, and a second conductive layer is formed within the intermediate layer to communicatively couple the periphery and memory portions of the integrated circuit chip. The first and second conductive layers provide addressing and data retrieval between the memory portion and the periphery portion.
REFERENCES:
patent: 4233526 (1980-11-01), Kurogi et al.
patent: 5553244 (1996-09-01), Norcross et al.
patent: 5917751 (1999-06-01), Wakita
patent: 6034882 (2000-03-01), Johnson et al.
patent: 6551857 (2003-04-01), Leedy
patent: 6765813 (2004-07-01), Scheuerlein et al.
patent: 6768661 (2004-07-01), Vyvoda et al.
Dang Phuc T.
Micro)n Technology, Inc.
Williams Morgan & Amerson, LLP
LandOfFree
Global column select structure for accessing a memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Global column select structure for accessing a memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Global column select structure for accessing a memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3446182