Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Signal level or switching threshold stabilization
Reexamination Certificate
2007-09-21
2009-06-23
Tan, Vibol (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Signal level or switching threshold stabilization
C326S030000, C326S083000, C326S086000, C327S108000, C327S170000
Reexamination Certificate
active
07550993
ABSTRACT:
Various embodiments of the present invention provide systems and methods for glitch reduced circuits. As one example, a glitch reduced, variable width driver circuit is disclosed. Such circuits include a data output, and at least two transistors that each includes a gate, a first leg and a second leg. The gate of the first transistor is electrically coupled to a first combined control signal, and the gate of the second transistor is electrically coupled to a second combined control signal. The first leg of the first transistor and the first leg of the second transistor are electrically coupled to a power source, and the second leg of the first transistor and the second leg of the second transistor are electrically coupled to an output signal. The circuits further include a control circuit that combines a first control signal with the data output to create the first combined control signal, and combines a second control signal with the data output to create the second combined control signal.
REFERENCES:
patent: 5949268 (1999-09-01), Miura et al.
patent: 6087847 (2000-07-01), Mooney et al.
patent: 6288563 (2001-09-01), Muljono et al.
patent: 6578156 (2003-06-01), Sugita
patent: 6636069 (2003-10-01), Muljono
patent: 6801062 (2004-10-01), Okada
patent: 6836142 (2004-12-01), Lesea et al.
patent: 7362127 (2008-04-01), Tokuhiro et al.
patent: 2008/0211536 (2008-09-01), Nguyen et al.
Bhaktavatson Chintamani Keshav
Chauhan Rajat
Heragu Keerthinarayan P.
Brady III Wade James
Crawford Jason
Stephens Dawn V.
Tan Vibol
Telecky , Jr. Frederick J.
LandOfFree
Glitch reduced compensated circuits and methods for using such does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Glitch reduced compensated circuits and methods for using such, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Glitch reduced compensated circuits and methods for using such will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4078323