Static information storage and retrieval – Read/write circuit – Precharge
Patent
1983-11-25
1986-12-02
Moffitt, James W.
Static information storage and retrieval
Read/write circuit
Precharge
365210, 365233, G11C 700
Patent
active
046270329
ABSTRACT:
The present invention relates to a glitch lockout circuit for a static random access memory (RAM) which prevents the writing or reading of incorrect data when a system clock is switched from a standard clock source to an alternate clock source. A dummy bit line is added to the memory arrangement which is always precharged during a first clock phase and discharged during a second clock phase. The state of the dummy bit line is latched with the first clock phase and is fed back to the clock generator to control the initiation of the second clock phase. Thus, if the dummy bit line stays low, the second clock phase will stay low and none of the RAM cells will be accessed.
REFERENCES:
patent: 3778784 (1973-12-01), Karp et al.
patent: 3962686 (1976-06-01), Matsue et al.
patent: 4044341 (1977-08-01), Stewart et al.
patent: 4072932 (1978-02-01), Kitagawa et al.
patent: 4314360 (1982-02-01), Higuchi et al.
patent: 4327426 (1982-04-01), McAdams
patent: 4339766 (1982-07-01), Rao
patent: 4363111 (1982-12-01), Heightley
patent: 4373195 (1983-02-01), Toyoda et al.
patent: 4417328 (1983-11-01), Ochii
patent: 4500974 (1985-02-01), Nagami
Stofka, "Flip-Flops Deglitch PROM Output", EDN, vol. 27, No. 7, Mar. 31, 1982, p. 166.
Kolwicz Kevin D.
Mowery, Jr. Gilbert L.
AT&T Bell Laboratories
Gossage Glenn A.
Koba Wendy W.
Moffitt James W.
LandOfFree
Glitch lockout circuit for memory array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Glitch lockout circuit for memory array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Glitch lockout circuit for memory array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2297513