Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Patent
1998-03-20
2000-07-25
Clark, Sheila V.
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified material other than unalloyed aluminum
257751, 257771, H01L 2348
Patent
active
060939680
ABSTRACT:
A method is disclosed for forming a high aspect ratio submicron VLSI interconnect structure. The method makes use of the high diffusivity of aluminum alloyed with germanium and the low eutectic temperature of the alloy for more uniform filling of interconnect structure openings having high aspect ratios. The method comprises preparing a semiconductor device or portion of a semiconductor device that is to receive electrical contact, covering the semiconductor device with an insulating layer, forming an interconnect structure opening through the insulating layer, depositing a layer of germanium in the interconnect structure opening, and reflow sputtering aluminum or aluminum alloy into the interconnect structure opening. Alternatively, the aluminum or aluminum alloy can be cold sputtered into the interconnect structure opening, followed by a low temperature reflow. The aluminum will readily diffuse to the bottom of the interconnect structure opening, assisted by its high diffusivity with the germanium. An interconnect structure is formed thereby with desirable electrical conductivity characteristics even at high aspect ratios. The germanium will also rid the interconnect structure opening of native oxide layers. When forming a contact, a standard diffusion barrier may be deposited before forming the germanium layer.
REFERENCES:
patent: 4994892 (1991-02-01), Zuleeg et al.
patent: 5089872 (1992-02-01), Ozturk et al.
patent: 5281552 (1994-01-01), King et al.
patent: 5283206 (1994-02-01), Sugano
patent: 5358616 (1994-10-01), Ward
patent: 5401674 (1995-03-01), Anjum
patent: 5534463 (1996-07-01), Lee et al.
patent: 5589713 (1996-12-01), Lee et al.
patent: 5644166 (1997-07-01), Honeycutt et al.
patent: 5691571 (1997-11-01), Hirose et al.
patent: 5789317 (1998-08-01), Batra et al.
Honeycutt Jeffrey
Sharan Sujit
Clark Sheila V.
Micro)n Technology, Inc.
LandOfFree
Germanium alloy contact to a silicon substrate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Germanium alloy contact to a silicon substrate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Germanium alloy contact to a silicon substrate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1338471