Generating a test environment for validating a network design

Details Generating a test environment for validating a network design Generating a test environment for validating a network design

2006-11-21

2006-11-21

Bonzo, Bryce P. (Department: 2113)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

Reexamination Certificate

active

07139929

ABSTRACT:
Generating a test environment includes accessing initial test environments for a network of nodes, where a test environment specifies a propagation or justification path for a node. The following are repeated until satisfactory coverage is achieved or until a predetermined number of iterations is reached. A coverage for each test environment is calculated, and at least two of the test environments are mated to generate next test environments, where the coverage of the at least two test environments is greater than the coverage of the other test environments.

REFERENCES:
patent: 6086626 (2000-07-01), Jain et al.
patent: 6175946 (2001-01-01), Ly et al.
patent: 6301687 (2001-10-01), Jain et al.
patent: 6301701 (2001-10-01), Walker et al.
patent: 6324678 (2001-11-01), Dangelo et al.
patent: 6560758 (2003-05-01), Jain
patent: 6609229 (2003-08-01), Ly et al.
patent: 6877141 (2005-04-01), Ghosh et al.
patent: 2002/0032889 (2002-03-01), Ghosh
Fallah, et al., “Simulation Vector Generation from HDL Descriptions for Observability-Enhanced Statement Coverage,” © 1999ACM1-58113-092-9/99/0006, 38.1 (pp. 666-671).
Fallah, et al., “Event-Driven Observability Enhanced Coverage Analysis of C Programs for Functional Validation,”ASP-DAC, Jan. 2003 (six pages).
Ghosh, et al., “Automatic Test Pattern Generation for Functional Register-Transfer Level Circuits Using Assignment Decision Diagrams,” 0278-0070(01)01514-7, © 2001IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, No. 3, Mar. 2001 (pp. 402-415).
Fallah, et al., “OCCOM-Efficient Computation of Observability-Based Code Coverage Metrics for Functional Verification,” 0278-0070(01)05202-2, © 2001IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, No. 8, Aug. 2001 (pp. 1003-1014).
Fallah, et al., “Functional Vector Generation for HDL Models Using Linear Programming and Boolean Satisfiability,” 0278-0070(01)052023-4, © 2001IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, No. 8, Aug. 2001 (pp. 994-1002).
U.S. Appl. No. 10/270,835, filed Oct. 14, 2002, entitled “Event-Driven Ovservability Enhanced Coverage Analysis,” 33 total pages.

Affiliated with

Also associated with

Rating

Generating a test environment for validating a network design does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Generating a test environment for validating a network design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Generating a test environment for validating a network design will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3684793