Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2003-04-30
2008-03-04
Britt, Cynthia (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S733000
Reexamination Certificate
active
07340662
ABSTRACT:
GBit/s transceiver with built-in self test features. A method is disclosed for testing the operation of a transceiver having a digital processing section and an analog section, each having a transmit portion and a receive portion, the analog portions adaptable to interface with an analog network. The transceiver is first configured to operate in a test mode. In the test mode, the transmit portion of the digital processing section is activated to generate data to be transmitted by the transmit portion of the analog section. The receive portion of the analog section and the receive portion of the digital processing section are operated to receive data. Thereafter, the parametrics of select portions of the receive portion of the digital processing section are examined during the receipt of data by the receive portion of the analog section and processing thereof by the receive portion of the digital processing section.
REFERENCES:
patent: 4396894 (1983-08-01), Willmore
patent: 5267262 (1993-11-01), Wheatley, III
patent: 5659312 (1997-08-01), Sunter et al.
patent: 6154836 (2000-11-01), Dawson, III et al.
patent: 6298458 (2001-10-01), Cranford et al.
patent: 6304900 (2001-10-01), Cromer et al.
patent: 6459746 (2002-10-01), Agazzi et al.
patent: 6623186 (2003-09-01), Rumer
patent: 2002/0159115 (2002-10-01), Rumer
patent: 62210769 (1987-09-01), None
Antaki et al., Design for testability method for CML digital circuits, Jan. 1999, Proceedings of the conference on Design, automation and test in Europe DATE '99, Publisher: ACM Press.
Kimball Eric
McElwee James Francis
Paulos John James
Valliappan Magesh
Britt Cynthia
Christie Parker & Hale LLP
Gandhi Dipakkumar
LandOfFree
GBit/s transceiver with built-in self test features does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with GBit/s transceiver with built-in self test features, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and GBit/s transceiver with built-in self test features will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3963841