Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2011-04-19
2011-04-19
Mandala, Victor (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S321000, C257SE29300
Reexamination Certificate
active
07928498
ABSTRACT:
A gate structure includes an insulation layer on a substrate, a first conductive layer pattern on the insulation layer, a metal ohmic layer pattern on the first conductive layer pattern, a diffusion preventing layer pattern on the metal ohmic layer pattern, an amorphous layer pattern on the diffusion preventing layer pattern, and a second conductive layer pattern on the amorphous layer pattern. The gate structure may have a low sheet resistance and desired thermal stability.
REFERENCES:
patent: 5247198 (1993-09-01), Homma et al.
patent: 5349221 (1994-09-01), Shimoji
patent: 7101777 (2006-09-01), Ho et al.
patent: 2005/0110058 (2005-05-01), Hu
patent: 2006/0027882 (2006-02-01), Mokhlesi
patent: 2007/0001246 (2007-01-01), Lim et al.
patent: 10-0673902 (2007-01-01), None
patent: 10-0681211 (2007-02-01), None
Baek Jong-Min
Cha Tae-Ho
Cheong Seong-Hwee
Choi Gil-heyun
Kim Byung-hee
Mandala Victor
Myers Bigel Sibley & Sajovec P.A.
Samsung Electronics Co,. Ltd.
Stowe Scott
LandOfFree
Gate structures in semiconductor devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Gate structures in semiconductor devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Gate structures in semiconductor devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2633555