Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2002-06-28
2011-12-20
Vu, David (Department: 2818)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C257S369000, C257SE29157
Reexamination Certificate
active
08080453
ABSTRACT:
A semiconductor structure includes a semiconductor substrate, a gate layer containing silicon on the semiconductor substrate, a metallic layer on the gate layer, and a nitride layer on the metallic layer. The gate layer contains a P+region and an N+region.
REFERENCES:
patent: 5385866 (1995-01-01), Bartush
patent: 5393685 (1995-02-01), Yoo et al.
patent: 5633523 (1997-05-01), Kato
patent: 5721090 (1998-02-01), Okamoto et al.
patent: 5756392 (1998-05-01), Lu et al.
patent: 5798296 (1998-08-01), Fazan et al.
patent: 5817579 (1998-10-01), Ko et al.
patent: 5877074 (1999-03-01), Jeng et al.
patent: 5937289 (1999-08-01), Bronner et al.
patent: 6087063 (2000-07-01), Hada et al.
patent: 6107135 (2000-08-01), Kleinhenz et al.
patent: 6117795 (2000-09-01), Pasch
patent: 6121124 (2000-09-01), Liu
patent: 6127227 (2000-10-01), Lin et al.
patent: 6165884 (2000-12-01), Lee et al.
patent: 6177334 (2001-01-01), Chen et al.
patent: 6180453 (2001-01-01), Sung et al.
patent: 6188136 (2001-02-01), Asamura
patent: 6194128 (2001-02-01), Tao et al.
patent: 6232163 (2001-05-01), Voldman et al.
patent: 6258677 (2001-07-01), Ang et al.
patent: 6274467 (2001-08-01), Gambino et al.
patent: 6277200 (2001-08-01), Xia et al.
patent: 6278129 (2001-08-01), Sugasawara et al.
patent: 6284633 (2001-09-01), Nagabushnam et al.
patent: 6287913 (2001-09-01), Agnello et al.
patent: 6303482 (2001-10-01), Wu et al.
patent: 6306743 (2001-10-01), Lee
patent: 6342452 (2002-01-01), Coronel et al.
patent: 6372672 (2002-04-01), Kim et al.
patent: 6380008 (2002-04-01), Kwok et al.
patent: 6429135 (2002-08-01), Chern et al.
patent: 6429496 (2002-08-01), Li et al.
patent: 6448140 (2002-09-01), Liaw
patent: 6451647 (2002-09-01), Yang et al.
patent: 6465370 (2002-10-01), Schrems et al.
patent: 6465837 (2002-10-01), Wu
patent: 6479405 (2002-11-01), Lee et al.
patent: 6506647 (2003-01-01), Kuroda et al.
patent: 6541830 (2003-04-01), Iyer
patent: 6552401 (2003-04-01), Dennison
patent: 6559007 (2003-05-01), Weimer
patent: 6602746 (2003-08-01), Tanaka
patent: 6624068 (2003-09-01), Thakar et al.
patent: 6635185 (2003-10-01), Demmin et al.
patent: 6686242 (2004-02-01), Willer et al.
patent: 6686617 (2004-02-01), Agnello et al.
patent: 6740566 (2004-05-01), Lyons et al.
patent: 6797575 (2004-09-01), Kim et al.
patent: 6812529 (2004-11-01), Trivedi et al.
patent: 6828634 (2004-12-01), Oshima
patent: 6897120 (2005-05-01), Trapp
patent: 7252773 (2007-08-01), Hall
patent: 2002/0058410 (2002-05-01), Sung et al.
patent: 2003/0020111 (2003-01-01), Bevan
patent: 0 327 210 (1989-08-01), None
patent: WO 00/03425 (2000-01-01), None
“Silicon Processing for the VLSI Era, vol. 1: Process Technology”, Wolf et al.; Lattice Press 1986, pp. 191-194.
Encyclopedia of Chemical Technology, Kirk-Othmer, vol. 14, pp. 677-709 (1995).
Diaz, C.H., H. Tao, Y. Ku, A. Yen, and K. Young, 2001. “An Experimemtally Validated Analytical Model For Gate Line-Edge Roughness (LER) Effects on Technology Scaling”, IEEE Electron Device Letters, 22(6)287-289.
Kamins, T., “Polycrystaline silicon for integrated circuit applications”., Kluwer Academic Publ., Boston, pp. 101-103, (1988).
Wolf, S., “Silicon processing for the VLSI Era, vol. 2: Process Integration”., Lattice Press, Sunset Beach, CA., p. 273, (1990).
Wolf, S., “Silicon processing for the VLSI Era, vol. 4: Deep-Submicron Process Technology”., Lattice Press, Sunset Beach, CA., p. 445, (2002).
U.S. Appl. No. 10/185,645: “Nitride Layer on a Gate Stack,” Blosse et al., filed on Jun. 28, 2002; 19 pages.
USPTO Miscellaneous Action for U.S. Appl. No. 10/185,646 dated Jun. 16, 2007; 1 page.
USPTO Notice of Allowance for U.S. Appl. No. 10/185,646 dated Apr. 9, 2007: 5 pages.
USPTO Final Rejection for U.S. Appl. No. 10/185,646 dated Jan. 23, 2007; 7 pages.
USPTO Requirement Restriction/Election for U.S. Appl. No. 10/185,646 dated Dec. 18, 2006; 5 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 10/185,646 dated Jul. 13, 2006: 5 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 10/165,646 dated Mar. 9, 2005; 11 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 10/185,646 dated Aug. 24, 2004: 11 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 10/185,646 dated Sep. 25, 2003: 8 pages.
U.S. Appl. No. 10/314,380: “Multi-Layer Gate Stack” Saurabh Dutta Chowdhury, filed on Dec. 6, 2002; 24 pages.
USPTO Notice of Allowance for U.S. Appl. No. 10/314,380 dated Jan. 25, 2007; 6 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 10/314,380 dated Jul. 27, 2006; 9 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 10/314,380 dated Feb. 22, 2006, 10 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 10/314,380 dated Sep. 1, 2005; 9 pages.
USPTO Final Rejection for U.S. Appl. No. 11/314,380 dated Apr. 29, 2005; 10 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 10/314,380 dated Sep. 27, 2004; 9 pages.
USPTO Miscellaneous Action for U.S. Appl. No. dated Jan. 8, 2004; 1 page.
U.S. Appl. No. 10/313,267: “Controlled Thickness Gate Stack,” Blosse et al., filed on Dec. 6, 2002; 26 pages.
USPTO Notice of Allowance for U.S. Appl. No. 10/313,267 dated Aug. 26, 2003: 5 pages.
U.S. Appl. No. 10/313,283: “Method for Cleaning a Gate Stack,” Blosse et al., filed on Dec. 5, 2002; 31 pages.
USPTO Final Rejection or U.S. Appl. No. 10/313,283 dated Jul. 31, 2007; 10 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 10/313,283 dated Dec. 5, 2006, 9 pages.
USPTO Advisory Action for U.S. Appl. No. 10/313,283 dated Jan. 6, 2006; 3 pages.
U.S. Appl. No. 10/313,048: “Selective Oxidation of Gate Stack,” Blosse et al., filed on Dec. 6, 2002; 25 pages.
U.S. Appl. No. 10/313,049: “Nitride Spacer Formation,” Blosse et al., filed on Dec. 6, 2002; 25 pages.
USPTO Notice of Allowance for U.S. Appl. No. 10/313,049 dated May 7, 2004; 4 pages.
USPTO Final Rejection for U.S. Appl. No. 10/313,049 dated Feb. 24, 2004; 9 pages.
USPTO Requirement Restriction/Election for U.S. Appl. No. 10/313,049 dated Oct. 22, 2003; 4 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 10/313,049 dated Apr. 4, 2003; 9 pages.
Kern et al., “Advances in Deposition Processes for Passivation Films,” Journal of Vacuum Science & Technology B, Sep./Oct. 1977, vol. 14, No. 5, pp. 1082-1099; 18 pages.
“Material Safety Data Sheet,” EKC Technology, Product Name: EKC265, I.E. du Pont de Nemours and Company, Nov. 2004, pp. 1-10; 10 pages.
Kim et al., “Sidewall Oxidation Behavior of Dichlorosilane-Based W-Polycide Gate,” Journal of Vacuum Science & Technology B, vol. 19, No. 2, (2001), pp. 361-365; 5 pages.
USPTO Requirement for Restriction/Election for U.S. Appl. No. 10/313,048 dated Mar. 3, 2005; 4 pages.
USPTO Miscellaneous Action for U.S. Appl. No. 10/185,646 dated Jul. 16, 2007; 1 page.
USPTO Notice of Allowance for U.S. Appl. No. 10/185,646 dated Apr. 9, 2007; 5 pages.
USPTO Final Rejection for U.S. Appl. No. 10/185,646 dated Jan. 23, 2007; 7 pages.
USPTO Requirement for Restriction/Election for U.S. Appl. No. 10/185,646 dated Dec. 18, 2006; 5 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 10/185,646 dated Jul. 13, 2006; 5 pages.
USPTO Ex Parte Quayle Action for U.S. Appl. No. 10/185,646 dated Feb. 24, 2006; 4 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 10/185,646 dated Aug. 24, 2005; 6 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 10/185,646 dated Mar. 9, 2005; 11 pages.
USPTO Miscellaneous Action for U.S. Appl. No. 10/185,646 dated Dec. 14, 2004; 2 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 10/185,646 dated Aug. 24, 2004; 11 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 10/185,646 dated Mar. 25, 2004; 10 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 10/185,646 dated Sep. 25, 2003; 8 pages.
USPTO Requirement for Restriction/Election for U.S. Appl. No. 10/185,646 dated Jun. 11, 2003; 4 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 10/313,048 dated Jun. 23, 2005; 8 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 10/313,048 dated Oct. 31, 2
Blosse Alain
Ramkumar Krishnaswamy
Cypress Semiconductor Corporation
Vu David
LandOfFree
Gate stack having nitride layer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Gate stack having nitride layer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Gate stack having nitride layer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4306811