Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2005-09-06
2005-09-06
Thompson, Craig A. (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S705000
Reexamination Certificate
active
06939758
ABSTRACT:
A semiconductor device includes first and second polysilicon areas on a chip. The first polysilicon area corresponds to circuit elements of the semiconductor device. At least some of the first polysilicon corresponds to polysilicon gates. At least some of the second polysilicon area comprises contacts of the semiconductor device. Metal covers the polysilicon contacts.
REFERENCES:
patent: 4495222 (1985-01-01), Anderson et al.
patent: 4868627 (1989-09-01), Yamada et al.
patent: 4949139 (1990-08-01), Korsh et al.
patent: 4994402 (1991-02-01), Chiu
patent: 5470775 (1995-11-01), Nariani
patent: 5618749 (1997-04-01), Takahashi et al.
patent: 6261883 (2001-07-01), Koubuchi et al.
patent: 6297109 (2001-10-01), Chan et al.
patent: 6306681 (2001-10-01), Ahn et al.
patent: 6348392 (2002-02-01), Nakayama et al.
patent: 2001/0052619 (2001-12-01), Inoue et al.
patent: 2002/0187440 (2002-12-01), Kochi et al.
patent: 0 936 669 (1999-08-01), None
patent: 57 180138 (1982-11-01), None
patent: 63 - 67749 (1988-03-01), None
patent: 63 - 127575 (1988-05-01), None
patent: 2 - 105532 (1990-04-01), None
patent: 10 335333 (1998-12-01), None
patent: 2000 - 112114 (2000-04-01), None
Handeland Todd N.
Vogt Eric E.
Yue Cheisan J.
Dolan Jennifer M
Honeywell International , Inc.
Schiff & Hardin LLP
Thompson Craig A.
LandOfFree
Gate length control for semiconductor chip design does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Gate length control for semiconductor chip design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Gate length control for semiconductor chip design will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3386975