Gate conductor isolation and method for manufacturing same

Details Gate conductor isolation and method for manufacturing same Gate conductor isolation and method for manufacturing same

2006-09-05

2006-09-05

Chen, Jack (Department: 2813)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

C438S248000, C438S386000

Reexamination Certificate

active

07101755

ABSTRACT:
A method for processing a semiconductor device includes providing the semiconductor device including a deep trench transistor in an array area and a shallow trench isolation oxide in a support area, wherein a pad oxide and pad nitride are sequentially formed on a semiconductor substrate. The method includes stripping the pad nitride, depositing an array top oxide layer over the pad oxide formed on the semiconductor substrate in the array area and the support area, and planarizing the array top oxide to a top of the shallow trench isolation oxide in the support area and to a deep trench poly stud of the deep trench transistor in the array area. The method further includes forming a wordline stack comprising a nitride layer, a gate conductor and an insulator, and etching the array top oxide, forming a passing wordline bridge through the array area supported on the shallow trench isolation oxide.

REFERENCES:
patent: 6635526 (2003-10-01), Malik et al.

Affiliated with

Also associated with

Rating

Gate conductor isolation and method for manufacturing same does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Gate conductor isolation and method for manufacturing same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Gate conductor isolation and method for manufacturing same will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3583142