Electronic digital logic circuitry – Significant integrated structure – layout – or layout... – Field-effect transistor
Reexamination Certificate
1999-03-04
2002-11-12
Le, Don Phu (Department: 2819)
Electronic digital logic circuitry
Significant integrated structure, layout, or layout...
Field-effect transistor
C326S044000, C257S202000
Reexamination Certificate
active
06480032
ABSTRACT:
BACKGROUND
1. Field
The present invention is related to integrated circuit chips and, more particularly, to gate array architectures for integrated circuit chips.
2. Background Information
Gate array architectures are commonly used for many types of integrated circuit designs. In this context, the term gate array architecture refers to a repeated pattern of transistors embedded in a semiconductor substrate, such as a silicon substrate. Typically, such architectures are employed by using a “library” that comprises unique metallization patterns to create individual cells. Such gate array architectures and libraries are commonly employed in connection with computer-aided design (CAD) and computer-aided manufacturing (CAM) techniques. Employing a gate array architecture stands in contrast to the custom design of the layout of transistors on a semiconductor or silicon substrate, which is also accomplished using CAD/CAM techniques. Use of gate array architectures offers the advantage of quicker or shorter fabrication and through put time, lower costs, and ease in making fixes or logic changes after a chip design has already been completed. Unfortunately, gate array architectures also have a number of shortcomings that make them less attractive for some types of applications. Typically, gate arrays or gate array architectures are not as dense, have higher power consumption, and offer lower performance than custom circuits designed using alternative approaches. A need, therefore, exists for a gate array architecture that addresses these limitations.
SUMMARY
Briefly, in accordance with one embodiment of the invention, an integrated circuit includes: a gate array architecture. The gate array architecture includes at least one base site, the at least one base site being three tracks wide and including four N-type transistors and four P-type transistors.
Briefly, in accordance with another embodiment of the invention, a method of fabricating an integrated circuit chip includes: processing a semiconductor substrate to form a gate array architecture of transistors in the substrate. The gate array architecture includes at least one base site being three tracks wide and including four N-type transistors and four P-type transistors.
Briefly, in accordance with still another embodiment of the invention, an article includes: a storage medium, the storage medium having instructions stored thereon, the instructions, when executed, resulting in the capability to design the layout of an integrated circuit chip for fabrication, the integrated circuit chip including a gate array architecture, the gate array architecture including at least one base site being three tracks wide and including four N-type transistors and four P-type transistors
REFERENCES:
patent: 4644187 (1987-02-01), Haji
patent: 4851892 (1989-07-01), Anderson et al.
patent: 5053993 (1991-10-01), Miura
patent: 5055716 (1991-10-01), El Gamel
patent: 5068548 (1991-11-01), El Gamel
patent: 5162666 (1992-11-01), Tran
patent: 5289021 (1994-02-01), El Gamal
patent: 5341041 (1994-08-01), El Gamel
patent: 5420447 (1995-05-01), Waggoner
patent: 5489860 (1996-02-01), Kitagawa
patent: 5563430 (1996-10-01), Hashimoto et al.
patent: 5581202 (1996-12-01), Yano et al.
patent: 5591995 (1997-01-01), Shaw
patent: 5616940 (1997-04-01), Kato et al.
patent: 5684311 (1997-11-01), Shaw
patent: 5780883 (1998-07-01), Tran et al.
patent: 5789966 (1998-08-01), Bechade
patent: 5796128 (1998-08-01), Tran et al.
patent: 5923060 (1999-07-01), Gheewala
patent: 6057568 (2000-05-01), Kumagai
patent: 0 683 524 (1995-04-01), None
patent: 0 683 524 (1995-04-01), None
SiArc Base Array, SPG Central Logic Engineering, Intel Corporation.
Intel Corporation
Le Don Phu
Skaist Howard A.
Willardson Michael J.
LandOfFree
Gate array architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Gate array architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Gate array architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2993719