Electronic digital logic circuitry – Significant integrated structure – layout – or layout...
Reexamination Certificate
2001-02-12
2002-06-18
Tokar, Michael (Department: 2819)
Electronic digital logic circuitry
Significant integrated structure, layout, or layout...
C326S047000, C365S225700, C257S209000
Reexamination Certificate
active
06407586
ABSTRACT:
BACKGROUND OF THE INVENTION
Field of the Invention
The invention relates to a fusible link configuration in or on integrated circuits, in particular highly integrated memory chips, in which in each case one bank of fusible links together with an evaluation logic unit is configured beside and is associated with a memory field segment. The evaluation logic unit is electrically connected to the fusible links and determines whether one or more of the fusible links is severed. The invention also relates to a use of the same in a highly integrated memory chip.
The known typical configuration of the fusible links on a highly integrated memory chip will be described using FIG.
3
. The fusible links (so-called fuses) F
1
, F
2
and so on are overall associated physically with a memory field segment
20
, and together with an evaluation logic unit
21
, are configured beside the memory field segment
20
. Referring to
FIG. 3
, the fusible links F
1
, F
2
and so are configured underneath the memory field segment
20
in the lateral direction (in the direction of the arrow B). The entire configuration of the fusible links F
1
, F
2
and so on form one bank
10
which, in turn, is subdivided into individual fusible-link boxes
101
,
102
,
103
, . . . ,
106
. Within one box
101
-
106
there may be, for example, twelve fusible links F
1
, F
2
, . . . . The evaluation logic unit
21
has the function of determining whether one of the fusible links F
1
, F
2
and so on is severed or not.
Fusing individual fusible links is carried out with a laser beam aimed at the region in which the bank
10
of fusible links is located. One speaks of shooting through individual fusible links. This necessitates that the region of the bank
10
be open for the laser beam. That is to say, in the region of the bank
10
, a window must remain free for the laser beam.
Specific methods of making contact with memory chips at the wafer level require that additional contact pads be fitted on the chip surface. Contact cannot be made directly with the existing contact pads which have only small interspacings. Large interspacings must be provided between the pads when using these specific chip contact-making methods. It is therefore necessary for the small contact pads to be wired to the additional contact pads by means of conductor tracks.
FIGS. 1 and 2
are respectively a schematic cross-sectional view and a plan view, showing a configuration of small contact pads
4
on a chip
1
and of additional larger contact pads
3
,
5
and
6
, which are separated from the chip
1
by an insulation layer
2
. The additional larger contact pads
3
,
5
and
6
are connected to the small contact pads (the original pads)
4
by additional conductor tracks
7
,
8
,
9
.
If this method of making contact, which makes providing the larger contact pads
3
,
5
and
6
necessary, is performed before the fusible links located on the chip
1
in a bank indicated by
10
are severed in the testing process, it is possible for the conductor tracks
7
,
8
,
9
which are additionally necessary to conceal the fusible-link banks
10
located underneath them. This makes it no longer possible to sever all of the fusible links.
In
FIG. 2
, two conductor tracks
7
and
9
are shown which cover a fusible-link bank
10
. The result of this is, amongst other things, that memory cells which are defective for the chip
1
can no longer be replaced by redundant ones. Depending on the geometry of the wiring, differently sized regions of the fusible links are covered.
SUMMARY OF THE INVENTION
It is accordingly an object of the invention to provide a fusible link configuration in or on integrated circuits, in particular highly integrated memory chips, which overcomes the above-mentioned disadvantageous of the prior art apparatus of this general type, and with which the above-described problem of covering the fusible-link bank by conductor tracks located above them is avoided.
The object is achieved by dividing the fusible-link banks up into smaller units, and rearranging the aforementioned units in such a way that the wiring located above no longer covers the fusible links, so that the severing of the fusible links is made possible in exactly the same way as without the presence of the additional wiring.
With the foregoing and other objects in view there is provided, in accordance with the invention a fusible link configuration in or on integrated circuits, that includes: a memory field segment; at least one bank of fusible links defining a total number of the fusible links and configured beside and associated with the memory field segment; and an evaluation logic unit electrically connected to the fusible links for determining whether one or more of the fusible links is severed. The at least one bank of the fusible links is divided into units of the fusible links. Each one of the units of the fusible links includes a smaller number of the fusible links than the total number of the fusible links. The units of the fusible links are grouped to define a width of the at least one bank of the fusible links and are grouped such that at least some of the fusible links are disposed adjacently in a direction that is transverse with respect to a direction of the width of the at least one bank of the fusible links.
In accordance with an added feature of the invention, there is provided a generic fusible link configuration in or on integrated circuits, in particular highly integrated memory chips, that is distinguished by the fact that one or more banks of the fusible links, are divided up into smaller units. To restrict the width(s) of the bank or banks, the smaller units of the fusible links are grouped such that at least some of the fusible links are located beside one another transversely with respect to the width direction of the bank.
In accordance with an additional feature of the invention, the units are grouped such that the original width of the fusible-link bank is halved, and the two halves of the fusible-link bank are located beside each other in a direction at right angles to the width direction.
In this case, at their one ends, where they adjoin one another transversely with respect to the width direction, the fusible links are connected to a ground track and, at their opposite, other ends, are in each case wired individually to the associated evaluation logic unit.
The wiring of the fusible links to the evaluation logic unit is carried out, for example, in a single plane of the chip. Instead, this wiring can also be routed in a number of wiring planes, in order to keep the increase in area which results from this wiring as small as possible.
Ideally, attempts will be made to route the conductor tracks for making contact with the additional large contact pads in such a way that halving the width of the fusible-link bank or banks is sufficient to ensure that all of the fusible links of the bank or banks are accessible, and to keep the additional expenditure on area resulting from the new wiring of the fusible links as small as possible.
Depending on the requirement for routing the conductor tracks from the additional large contact pads to the small contact pads, however, further division of the fusible-link bank may also be necessary, in order to ensure access for the laser beam from above in order to sever the fusible links.
In the same way, the overall position of the fusible-link bank can be displaced while maintaining the position of the evaluation logic unit, but this entails a maximum of additional expenditure on area.
The fusible link configuration proposed according to the invention can be applied both to column and to row fusible links and also to any other type of fusible links, for example for trimming internal voltages.
Other features which are considered as characteristic for the invention are set forth in the appended claims.
Although the invention is illustrated and described herein as embodied in a fusible link configuration in integrated circuits, it is nevertheless not intended to be limited to the details shown, since var
Fischer Helmut
Müller Jochen
Cho James H
Greenberg Laurence A.
Infineon - Technologies AG
Mayback Gregory L.
Stemer Werner H.
LandOfFree
Fusible link configuration in integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fusible link configuration in integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fusible link configuration in integrated circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2942882