Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Patent
1997-05-28
1998-10-27
Nguyen, Viet Q.
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
36518901, 365193, 365191, G11C 1300
Patent
active
058286063
ABSTRACT:
A memory system includes a memory, an input circuit and a logic circuit. The input circuit is coupled to receive a memory address and, during a write operation, the corresponding write data to be written into the SRAM. The logic circuit causes the write data to be stored in the input circuit for the duration of any sequential read operations immediately following the write operation and then to be read into the memory during subsequent write operation. During the read operation, data which is stored in the write data storage registers prior to being read into the memory can be read out from the memory system should the address of one or more read operations equal the address of the data to be written into the memory while temporarily stored in the write data storage registers. Thus, no "bus turnaround" down time is experienced by the system thereby increasing the bandwidth of the system. The system can operate in a single pipeline mode or a dual pipeline mode.
REFERENCES:
patent: 4882709 (1989-11-01), Wyland
patent: 5515325 (1996-05-01), Wada
patent: 5526320 (1996-06-01), Zagar et al.
patent: 5546344 (1996-08-01), Fawcett
patent: 5568430 (1996-10-01), Ting
patent: 5577236 (1996-11-01), Johnson et al.
patent: 5617362 (1997-04-01), Mori et al.
patent: 5644729 (1997-07-01), Amini et al.
patent: 5652724 (1997-07-01), Manning
patent: 5659696 (1997-08-01), Amini et al.
patent: 5663901 (1997-09-01), Wallace et al.
patent: 5675549 (1997-10-01), Ong et al.
patent: 5699317 (1997-12-01), Sartore et al.
Prince, Semiconductor Memories: A Handbook of Design, Manufacture and Application, 2d ed., 1991, pp. 467-472.
Integrated Device Technology Inc.
Nguyen Viet Q.
LandOfFree
Fully synchronous pipelined RAM does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fully synchronous pipelined RAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fully synchronous pipelined RAM will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1619255