Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-02-21
2006-02-21
Weiss, Howard (Department: 2814)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S267000
Reexamination Certificate
active
07001807
ABSTRACT:
A method of fabricating a dual bit dielectric memory cell structure on a silicon substrate includes implanting buried bit lines within the substrate and fabricating a layered island on the surface of the substrate between the buried bit lines. The island has a perimeter defining a gate region, and comprises a tunnel dielectric layer on the surface of the silicon on insulator wafer, an isolation barrier dielectric layer on the surface of the tunnel dielectric layer, a top dielectric layer on the surface of the isolation barrier dielectric layer, and a polysilicon gate on the surface of the top dielectric layer. A portion of the isolation barrier dielectric layer is removed to form an undercut region within the gate region and a charge trapping material is deposited within the undercut region.
REFERENCES:
patent: 5168334 (1992-12-01), Mitchell et al.
patent: 5405805 (1995-04-01), Homma
patent: 5619052 (1997-04-01), Chang et al.
patent: 5768192 (1998-06-01), Eitan
patent: 5774400 (1998-06-01), Lancaster et al.
patent: 6011725 (2000-01-01), Eitan
patent: 6249022 (2001-06-01), Lin et al.
patent: 6331951 (2001-12-01), Bautista, Jr. et al.
patent: 6403204 (2002-06-01), Kitai et al.
patent: 6469341 (2002-10-01), Sung et al.
patent: 6493266 (2002-12-01), Yachareni et al.
patent: 6737341 (2004-05-01), Yamamoto et al.
patent: 6750157 (2004-06-01), Fastow et al.
Krivokapic Zoran
Ramsbey Mark T.
Randolph Mark W.
Thomas Jack F.
Tripsas Nicholas H.
Advanced Micro Devices , Inc.
Renner, Otto, Boiselle & Sklar LLP
Trinh (Vikki) Hoa B.
Weiss Howard
LandOfFree
Fully isolated dielectric memory cell structure for a dual... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fully isolated dielectric memory cell structure for a dual..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fully isolated dielectric memory cell structure for a dual... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3701247