Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1988-03-18
1994-08-30
James, Andrew J.
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257352, 257418, H01L 2984, H01L 2996, H01L 2701
Patent
active
053430646
ABSTRACT:
Integrated semiconductor-on-insulator (SOI) sensors and circuits which are electrostatically bonded to a support substrate, such as glass or an oxidized silicon wafer, are disclosed. The SOI sensors and SOI circuits are both formed using a novel fabrication process which allows multiple preformed and pretested integrated circuits on a silicon wafer to be electrostatically bonded to the support substrate without exposing the sensitive active regions of the electronic devices therein to a damaging electric field. The process includes forming a composite bonding structure on top of the integrated circuits prior to the bonding step. This composite structure includes a conductive layer dielectrically isolated from the circuit devices and electrically connected to the silicon wafer, which is spaced form but laterally overlaps at least the active semiconductive regions of the circuit devices. The SOI sensors each include a transducer and at least one active electronic device, which are both made at least in part from a common layer of lightly-doped single-crystal semiconductor material grown on the silicon wafer. After the bonding step, the bulk of the single-crystal wafer is removed, leaving the epitaxial layer containing the circuits and transducers. The epitaxial layer is then patterned into isolated mesas to dielectrically isolate the electronic devices. This patterning step also exposes bond pads, allowing external connections to be readily made to the sensors and circuits. Exemplary solid-state sensors disclosed herein include a capacitive accelerometer and pressure sensor.
REFERENCES:
patent: 3397278 (1968-08-01), Pomerantz
patent: 3595719 (1971-07-01), Pomerantz
patent: 3721588 (1973-03-01), Hays
patent: 3951707 (1976-04-01), Kurtz et al.
patent: 4121334 (1978-10-01), Wallis
patent: 4179324 (1979-12-01), Kirkpatrick
patent: 4180618 (1979-12-01), Alpha et al.
patent: 4285714 (1981-08-01), Kirkpatrick
patent: 4426768 (1984-01-01), Black et al.
patent: 4501060 (1985-02-01), Frye et al.
patent: 4513348 (1985-04-01), Grantham
patent: 4571661 (1986-02-01), Hoshino
patent: 4582559 (1986-04-01), Tanielian et al.
patent: 4701424 (1987-10-01), Mikkor
patent: 4802952 (1989-02-01), Kobori et al.
patent: 4815472 (1989-03-01), Wise et al.
patent: 4819037 (1989-04-01), Sakakibara et al.
patent: 4824073 (1989-04-01), Zdeblick
patent: 4876582 (1989-10-01), Janning
R. C. Frye, et al., "A Field-Assisted Bonding Process for Silicon Dielectric Isolatiaon", J. Electrochemical Society, vol. 133, No. 8, pp. 1673-1677 (Aug. 1986).
M. Tanielian, et al., "A New Technique of Forming Thin Freestanding Single-Crystal Films", J. Electrochemical Society, vol. 132, No. 2, pp. 507-509 (Feb. 1985).
A. Brooks & R. Donovan, "Low-Temperature Electrostatic Silicon-To-Silicon Seals Using Sputtered Borosilicate Glass", Journal of Electrochemical Society, vol. 119, No. 4, pp. 545-546 (Apr. 1972).
G. Kuhn & C. Rhee, "Thin Silicon Film on Insulating Substrate", Journal of Electrochemical Society, vol. 120, No. 11, pp. 1563-1566 (Nov. 1973).
Y. Lee & K. Wise, "A Batch-Fabricated Silicon Capacitive Pressure Transducer with Low Temperature Sensitivity", IEEE Transactions on Electron Devices, vol. 1, No. 1, ED-29, pp. 420-428 (Jan. 1982).
L. Field & R. Muller, "Low-Temperature Silicon-Silicon Bonding with Oxides", Extended Abstracts of the Electrochemical Society, vol. 87-1, pp. 333-334 (Spring Meeting, Philadelphia, Pa., May 10-15, 1987).
B-Y. Tsaur, et al., "Merged CMOS/Bipolar Technologies Utilizing Zone-Melting-Recrystallized SOI Films", IEEE Electron Device Letters, vol. EDL-5, No. 11, pp. 461-463 (1984).
T. Sakai, et al., "Ion Sensitive FET with a Silicon-Insulator-Silicon Structure", Transducers '87, pp. 711-714 (1987).
K. Najafi, et al., "A High-Yield IC-Compatible Multichannel Recording Array", IEEE Transactions on Electron Device, vol. ED-32, No. 7, pp. 1206-1207 (Jul. 1985).
I. Choi, et al., "A Silicon-Thermopile-Based Infrared Sensing Array for Use in Automated Manufacturing", IEEE Transactions on Electron Devices, vol. ED-33, No. 1, pp. 72-79 (Jan. 1986).
T. Anthony, "Dielectric Isolation of Silicon by Anodic Bonding", J. of Applied Physics, vol. 58, No. 3, pp. 1240-1247 (Aug. 1985).
J. Lasky, "Wafer Bonding for Silicon-On-Insulator Technologies", Applied Physics Letters, vol. 48(1), pp. 79-80, (Jan. 6, 1986).
J-P. Colinge, "Properties of Thin-Film SOI MOSFETs", IEEE Circuits and Devices, pp. 16-20 (Nov. 1987).
E. Greeneich & R. Reuss, "Vertical n-p-n Bipolar Transistors Fabricated on Buried Oxide SOI", IEEE Electron Device Letters, vol. EDL-5, No. 3, pp. 91-93 (Mar. 1984).
J. Strum & J. Gibbons, "Vertical Bipolar Transistors in Laser Recrystallized Polysilicon", IEEE Electron Device Letters, vol. EDL-6, No. 8, pp. 400-402 (Aug. 1985).
A. Cuthberston & P. Ashburn, "Self-Aligned Transistors with Polysilicon Emitters for Bipolar VLSI", IEEE Transactions on Electron Device Letters, vol. ED-32, No. 2, pp. 242-247 (Feb. 1985).
H. W. Lam, et al., "Silicon-On-Insulator for VLSI and VHSIC", VLSI Electronics: Microstructure Science, vol. 4, Chapt. 1, (N. G. Einspruch Ed., Academic Press 3, 1982).
H. W. Lam, "Simox SOI for Integrated Circuit Fabrication", IEEE Circuits and Devices, pp. 6-11 (Jul. 1987).
B-Y. Tsaur, "Zone-Melting-Recrystallization Silicon-On-Insulator Technology", IEEE Circuits and Devices, pp. 12-16 (Jul. 1987).
P. Vasudev, "Recent Advances in Solid Phase Expitaxial Recrystallization SOS with Applications to CMOS and Bipolar Devices", IEEE Circuits and Devices, pp. 17-19 (Jul. 1987).
K. Krull, et al., "Electrical Radiation Characterization of Three SOI Material Technologies", IEEE Circuit and Devices, pp. 20-25 (Jul. 1987).
M. Haond et al., "Electrical Performances of Devices Made in SOI Films Obtained by Lamp ZMR", IEEE Circuits and Devices, pp. 27-30 (Jul. 1987).
J. Sturm & J. Gibbons, "A Three-Dimensional Merged Vertical Biopolar-MOS Device in Recrystallized Silicon", IEEE Transactions on Electron Devices, vol. ED-32, No. 11, p. 2548 (Nov. 1985).
Spangler Leland J.
Wise Kensall D.
James Andrew J.
Ngo Ngan Van
LandOfFree
Fully integrated single-crystal silicon-on-insulator process, se does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fully integrated single-crystal silicon-on-insulator process, se, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fully integrated single-crystal silicon-on-insulator process, se will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-31327