Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2007-03-23
2008-10-21
Booth, Richard A. (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S296000, C438S151000, C257SE21190
Reexamination Certificate
active
07439139
ABSTRACT:
A fully depleted castellated-gate MOSFET device is disclosed along with a method of making the same. The device has robust I/O applications, and includes a semiconductor substrate body having an upper portion with an upper end surface and a lower portion with a lower end surface. A source region, a drain region, and a channel-forming region between the source and drain regions are all formed in the semiconductor substrate body. Trench isolation insulator islands surround the source and drain regions as well as the channel-forming region. The channel-forming region is made up of a plurality of thin, spaced, vertically-orientated conductive channel elements that span longitudinally along the device between the source and drain regions. A gate structure is also provided in the form of a plurality of spaced, castellated gate elements interposed between the channel elements. The gate structure also includes a top gate member which interconnects the gate elements at their upper vertical ends to cover the channel elements. Finally, a dielectric layer is provided to separate the conductive channel elements from the gate structure.
REFERENCES:
patent: 6413802 (2002-07-01), Hu et al.
patent: 6720619 (2004-04-01), Chen et al.
patent: 7211864 (2007-05-01), Seliskar
LandOfFree
Fully-depleted castellated gate MOSFET device and method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fully-depleted castellated gate MOSFET device and method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fully-depleted castellated gate MOSFET device and method of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4010312