Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2011-06-07
2011-06-07
Landau, Matthew C (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C257S369000, C257SE21632, C257SE21636, C257SE21637
Reexamination Certificate
active
07955921
ABSTRACT:
A method is provided for fabricating an n-type field effect transistor (“NFET”) and a p-type field effect transistor (“PFET”) in which the NFET and PFET are formed after which a protective hard mask layer, e.g., a dielectric stressor layer is formed to overlie edges of gates, source regions and drain regions of the PFET and NFET. Sputter etching can be used to remove a portion of the protective hard mask layer to expose the gates of the PFET and NFET. The semiconductor elements can be etched selectively with respect to the protective hard mask layer to reduce a thickness of the semiconductor elements. A metal may then be deposited and caused to react with the reduced thickness semiconductor element to form silicide elements of the gates.
REFERENCES:
patent: 4620898 (1986-11-01), Banks et al.
patent: 6555453 (2003-04-01), Xiang et al.
patent: 6562718 (2003-05-01), Xiang et al.
patent: 7402535 (2008-07-01), Nandakumar et al.
A. Veloso et al., “Dual Work Function Phase Controlled Ni-FUSI CMOS (NiSi NMOS, Ni2Si or Ni31Si12 PMOS): Manufacturability, Reliability & Process Window Improvement by Sacrificial SiGe Cap,” 2006Symposium on VLSI Technology Digest of Technical Papers, IEEE 2006.
International Business Machines - Corporation
Landau Matthew C
McCall Shepard Sonya D
Neff Daryl K.
Schnurmann H. Daniel
LandOfFree
Full silicide gate for CMOS does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Full silicide gate for CMOS, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Full silicide gate for CMOS will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2745496