Freeway routing system for a gate array

Details Freeway routing system for a gate array Freeway routing system for a gate array

2006-11-14

2006-11-14

Thompson, A. M. (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C326S038000, C326S041000

Reexamination Certificate

active

07137095

ABSTRACT:
A freeway routing system that connects interface groups in said field programmable gate array. The freeway system has a first set of routing conductors configured to transfer signals to the input ports of at least one interface group in a first tile of the field programmable gate array and configured to transfer signals from the output ports of other tiles in the field programmable gate array. The first set of conductors include vertical conductors that form intersections horizontal conductors and programmable interconnect elements located at the intersections of the vertical conductors and horizontal conductors in a diagonal orientation to connect each of horizontal conductors to one of the vertical conductors.

REFERENCES:
patent: 5451887 (1995-09-01), El-Avat et al.
patent: 5469003 (1995-11-01), Kean
patent: 5477165 (1995-12-01), El-Ayat et al.
patent: 5483178 (1996-01-01), Costello et al.
patent: 5491353 (1996-02-01), Kean
patent: 5521529 (1996-05-01), Agrawal et al.
patent: 5528176 (1996-06-01), Kean
patent: 5537057 (1996-07-01), Leong et al.
patent: 5541530 (1996-07-01), Cliff et al.
patent: 5570041 (1996-10-01), El-Avat et al.
patent: 5598109 (1997-01-01), Leong et al.
patent: 5606266 (1997-02-01), Pedersen
patent: 5606267 (1997-02-01), El Ayat et al.
patent: 5614840 (1997-03-01), McClintock et al.
patent: 5625301 (1997-04-01), Plants et al.
patent: 5668771 (1997-09-01), Cliff et al.
patent: 5689195 (1997-11-01), Cliff et al.
patent: 5698992 (1997-12-01), El Ayat et al.
patent: 5761099 (1998-06-01), Pedersen
patent: 5764583 (1998-06-01), Cliff et al.
patent: 5828229 (1998-10-01), Cliff et al.
patent: 5894565 (1999-04-01), Furtek et al.
patent: 5977793 (1999-11-01), Reddy et al.
patent: 6081473 (2000-06-01), Agrawal et al.
patent: 6088526 (2000-07-01), Ting et al.
patent: 6130551 (2000-10-01), Agrawal et al.
patent: 6150837 (2000-11-01), Beal et al.
patent: 6181163 (2001-01-01), Agrawal et al.
patent: 6211697 (2001-04-01), Lien et al.
patent: 6216257 (2001-04-01), Agrawal et al.
patent: 6285212 (2001-09-01), Kaptanoglu
patent: 6301696 (2001-10-01), Lien et al.
patent: 6476636 (2002-11-01), Lien et al.
patent: 6567968 (2003-05-01), Kaptanoglu
patent: 0 415 542 (1991-03-01), None
S. Kaptanoglu et al., A New High Density and Very Low Cost Reprogrammable FPGA Architecture, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field Programmable Gate Arrays, pp. 3-12, Feb. 1999.

Affiliated with

Also associated with

Rating

Freeway routing system for a gate array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Freeway routing system for a gate array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Freeway routing system for a gate array will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3636348