Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Reexamination Certificate
2004-07-12
2008-10-21
Menz, Douglas M (Department: 2891)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
C438S270000, C257S407000
Reexamination Certificate
active
07439113
ABSTRACT:
Complementary metal oxide semiconductor metal gate transistors may be formed by depositing a metal layer in trenches formerly inhabited by patterned gate structures. The patterned gate structures may have been formed of polysilicon in one embodiment. The metal layer may have a workfunction most suitable for forming one type of transistor, but is used to form both the n and p-type transistors. The workfunction of the metal layer may be converted, for example, by ion implantation to make it more suitable for use in forming transistors of the opposite type.
REFERENCES:
patent: 6027961 (2000-02-01), Maiti et al.
patent: 6130123 (2000-10-01), Liang et al.
patent: 6583012 (2003-06-01), Buynoski et al.
patent: 6642094 (2003-11-01), Rotondaro et al.
patent: 6653698 (2003-11-01), Lee et al.
patent: 6770521 (2004-08-01), Visokay et al.
patent: 7105891 (2006-09-01), Visokay et al.
patent: 2002/0058374 (2002-05-01), Kim et al.
patent: 2003/0146479 (2003-08-01), Barnak et al.
patent: 2004/0005749 (2004-01-01), Choi et al.
patent: 2004/0007747 (2004-01-01), Visokay et al.
patent: 2004/0132239 (2004-07-01), Lin et al.
patent: 2005/0110098 (2005-05-01), Yoshihara
patent: 1 032 033 (2000-08-01), None
patent: 2002-237589 (2002-08-01), None
patent: 2004-111549 (2004-04-01), None
patent: WO 03/079444 (2003-09-01), None
Lu et al.,Metal Gate Work Function Adjustment For Future CMOS Technology, 2001 Symposium on VLSI Technology; Digest of Technical Papers, Kyoto, Japan, Jun. 12-14, 2001, pp. 45-46.
Justin K. Brask et al., U.S. Appl. No. 10/828,958, filed Oct. 20, 2004, entitled “A Method for Making a Semiconductor Device Having a High-K Gate Dielectric Layer and Metal Gate Electrode”.
Brask Justin K.
Chau Robert S.
Datta Suman
Doczy Mark
Hwang Jack
Intel Corporation
Menz Douglas M
Trop Pruner & Hu P.C.
LandOfFree
Forming dual metal complementary metal oxide semiconductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Forming dual metal complementary metal oxide semiconductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Forming dual metal complementary metal oxide semiconductor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3987842