Forming a conductive structure in a semiconductor device

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S769000, C438S787000

Reexamination Certificate

active

06596595

ABSTRACT:

BACKGROUND
The invention relates to forming a conductive structure in a semiconductor device.
Advanced integrated circuits in a semiconductor device require high speed interconnecting lines between circuits for improved device speed. Interconnecting lines are typically made of metal, e.g., aluminum, titanium. However, in some parts of a semiconductor device, particularly in regions where components are densely packed (such as the array of a memory device), or in regions where further heat steps are needed after formation of the interconnecting line during the manufacturing process, other materials are also widely used to form interconnecting lines, e.g., doped polysilicon or N+ or P+ diffused regions.
The different types of interconnecting lines exhibit different resistivities, with metal generally having the lowest resistivity. Polysilicon, which is also typically used as the conductive electrode at the gate of an N-channel or P-channel metal-oxide-silicon field effect transistor (MOSFET), exhibits a higher resistivity than metal.
As the speed requirements of semiconductors increase, the resistance of interconnecting lines, especially those formed of a higher resistivity material (such as polysilicon) reduces switching speeds of circuits in the device. The resistance of a line increases proportionately with its length. Thus, a polysilicon line running over a long length and connected to a large capacitive load, such as a wordline in a memory array connected to multiple transistors in the array, would cause a high RC delay during circuit switching.
One approach to reduce the resistivity of a polysilicon interconnect line is to use a polycide structure, in which a low resistance silicide (e.g., WSix) is formed on top of a doped polysilicon layer. This effectively forms a two-layer interconnect line in which the silicide layer provides a low resistivity conductive path.
Three-layer interconnecting lines have also been proposed, including a polymetal composite structure having tungsten (W) as the top layer, tungsten silicide nitride (WSiN) as the intermediate layer, and polysilicon as the bottom layer. The polymetal structure has a resistivity lower than the polycide structure that includes tungsten silicide on polysilicon.
SUMMARY
In general, according to one embodiment, a method of forming a conductive structure in a semiconductor device includes forming a lower electrically conductive layer on a support surface and forming an electrically conductive barrier over the lower layer. Further, an upper conductive layer is formed over the barrier layer, the upper conductive layer including metal silicide.
Other features and embodiments will become apparent from the following description and from the claims.


REFERENCES:
patent: 4521952 (1985-06-01), Riseman
patent: 5075251 (1991-12-01), Torres et al.
patent: 5081069 (1992-01-01), Parker et al.
patent: 5234501 (1993-08-01), Nakao et al.
patent: 5341016 (1994-08-01), Prall et al.
patent: 5393565 (1995-02-01), Suzuki et al.
patent: 5403436 (1995-04-01), Fujimura et al.
patent: 5458685 (1995-10-01), Hasebe et al.
patent: 5467424 (1995-11-01), Davies et al.
patent: 5492597 (1996-02-01), Keller
patent: 5498562 (1996-03-01), Dennison et al.
patent: 5508207 (1996-04-01), Horai et al.
patent: 5597756 (1997-01-01), Fazan et al.
patent: 5777300 (1998-07-01), Homma et al.
patent: 5796166 (1998-08-01), Agnello et al.
patent: 5810929 (1998-09-01), Yuuki
patent: 5818092 (1998-10-01), Bai et al.
patent: 5840368 (1998-11-01), Ohmi
patent: 5852319 (1998-12-01), Kim et al.
patent: 5861347 (1999-01-01), Maiti et al.
patent: 5935650 (1999-08-01), Lerch et al.
patent: 5939758 (1999-08-01), Arima
patent: 5952701 (1999-09-01), Bulucea et al.
patent: 5962904 (1999-10-01), Hu
patent: 6007671 (1999-12-01), Fujimura et al.
patent: 6024045 (2000-02-01), Kikuchi et al.
patent: 6033963 (2000-03-01), Huang et al.
patent: 6037273 (2000-03-01), Gronet et al.
patent: 6067931 (2000-05-01), Ghezzo et al.
patent: 6074910 (2000-06-01), Lin
patent: 6087700 (2000-07-01), Frazan et al.
patent: 6100149 (2000-08-01), Nenyei et al.
patent: 6100160 (2000-08-01), Hames
patent: 6114258 (2000-09-01), Miner et al.
patent: 6147388 (2000-11-01), Ma et al.
patent: 6159866 (2000-12-01), Gronet et al.
patent: 6207561 (2001-03-01), Hwang et al.
patent: 6245605 (2001-06-01), Hwang et al.
patent: 6270581 (2001-08-01), Inokuchi et al.
patent: 6291868 (2001-09-01), Weimer et al.
patent: 6362086 (2002-03-01), Weimer et al.
Stanley Wolf & Richard N. Tauber, “Silicon Processing for the VLSI Era,” vol. 1: Process Technology, pp. 384-406 (1986).
Diffusion/RTP Report, May 1997,pp. 1-6.*
Miyano et al., “Suppression of W Vaporization during Si Selective Oxidation by Controlling H2O/H2 Pressure Ratio”, publisher unknown, date unknown, page number unknown.*
Akasaka et al., “Low-Resistivity W/WSiN/poly-Si “Polymetal” Gate Electrode for 1G-DRAM and Beyond”, Advanced Metallization Conference in 1998, Materials Research Society, pp. 613-623.*
U.S. patent application Ser. No. 09/544,787, “Forming a Conductive Structure In a Semiconductor Device,” filed Jul. 20, 2000.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Forming a conductive structure in a semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Forming a conductive structure in a semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Forming a conductive structure in a semiconductor device will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3103995

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.