Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2008-05-08
2010-12-28
Fahmy, Wael M (Department: 2814)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S701000, C257S331000, C257SE21658, C257SE29257
Reexamination Certificate
active
07858477
ABSTRACT:
A method for manufacturing a semiconductor device includes forming a bulb-type trench separated from a surrounding gate and forming a buried bit line in the bulb-type trench, thereby preventing electric short of a word line and the buried bit line. A semiconductor device includes a vertical pillar formed over a semiconductor substrate, a surrounding gate formed outside the vertical pillar, and a buried bit line separated from the surrounding gate.
REFERENCES:
patent: 7368352 (2008-05-01), Kim et al.
patent: 2005/0054158 (2005-03-01), Divakaruni et al.
patent: 2007/0012996 (2007-01-01), Yoon et al.
patent: 2007/0080385 (2007-04-01), Kim et al.
patent: 2007/0082448 (2007-04-01), Kim et al.
patent: 2007/0181925 (2007-08-01), Yoon et al.
patent: 2009/0256194 (2009-10-01), Kim et al.
patent: 2010/0096693 (2010-04-01), Hong
patent: 100660881 (2006-12-01), None
patent: 10-2007-0009140 (2007-01-01), None
Fahmy Wael M
Hynix / Semiconductor Inc.
Kalam Abul
Marshall & Gerstein & Borun LLP
LandOfFree
Forming a buried bit line in a bulb-shaped trench does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Forming a buried bit line in a bulb-shaped trench, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Forming a buried bit line in a bulb-shaped trench will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4220665