Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-07-18
2006-07-18
Lebentritt, Michael (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S933000, C257SE21562
Reexamination Certificate
active
07078299
ABSTRACT:
A method of forming a finFET transistor using a sidewall epitaxial layer includes forming a silicon germanium (SiGe) layer above an oxide layer above a substrate, forming a cap layer above the SiGe layer, removing portions of the SiGe layer and the cap layer to form a feature, forming sidewalls along lateral walls of the feature, and removing the feature.
REFERENCES:
patent: 6689650 (2004-02-01), Gambino et al.
patent: 6777288 (2004-08-01), Padmanabhan et al.
patent: 6815738 (2004-11-01), Rim
patent: 6936516 (2005-08-01), Goo et al.
patent: 6943087 (2005-09-01), Xiang et al.
patent: 6949421 (2005-09-01), Padmanabhan et al.
patent: 2004/0253792 (2004-12-01), Cohen et al.
patent: 2005/0205932 (2005-09-01), Cohen
Goo Jung-Suk
Maszara Witold P.
Pan James N.
Xiang Qi
Advanced Micro Devices , Inc.
Foley & Lardner LLP
Isaac Stanetta
Lebentritt Michael
LandOfFree
Formation of finFET using a sidewall epitaxial layer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Formation of finFET using a sidewall epitaxial layer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Formation of finFET using a sidewall epitaxial layer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3586196