Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-11-26
1998-12-29
Bowers, Jr., Charles L.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438306, 438528, 438532, 438970, H01L 21336
Patent
active
058541152
ABSTRACT:
A process is provided for forming a transistor gate conductor having an etch stop arranged at a depth below its upper surface such that the lateral width of the gate conductor above the etch stop may be exclusively narrowed to provide for reduction of transistor channel length. A masking layer, i.e., photoresist, patterned above the gate conductor is isotropically etched so as to minimize its lateral width prior to etching the gate conductor. Portions of the gate conductor not protected by the photoresist may be etched from above the etch stop to define a new pair of opposed sidewall surfaces for the upper portion of the gate conductor. The lateral width of the upper portion of the gate conductor thus may be reduced to a smaller dimension than that of conventional gate conductors. The gate conductor is subjected to an anisotropic etch in which portions of the gate conductor not protected by the narrowed photoresist are etched down to the etch stop. The presence of the etch stop ensures that substantial portions of the etch stop and underlying portions of the gate conductor are not removed before etching is completely terminated. As a result, a lower portion of the multi-layered gate conductor is wider than an upper portion of the gate conductor.
REFERENCES:
patent: 4601779 (1986-07-01), Abernathey et al.
patent: 4663827 (1987-05-01), Nakahara
patent: 4774197 (1988-09-01), Haddad et al.
patent: 5567638 (1996-10-01), Lin et al.
patent: 5753557 (1998-05-01), Tseng
Duane Michael P.
Gardner Mark I.
Kadosh Daniel
Advanced Micro Devices , Inc.
Bowers Jr. Charles L.
Chen Jack
Daffer Kevin L.
LandOfFree
Formation of an etch stop layer within a transistor gate conduct does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Formation of an etch stop layer within a transistor gate conduct, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Formation of an etch stop layer within a transistor gate conduct will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1424058