Formation method of an array source line in NAND flash memory

Details Formation method of an array source line in NAND flash memory Formation method of an array source line in NAND flash memory

2007-07-03

2007-07-03

Huynh, Andy (Department: 2818)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

C438S262000, C438S264000

Reexamination Certificate

active

11113508

ABSTRACT:
Novel fabrication methods permit concurrently forming wordlines, select gates and array source lines in NAND Flash. One method forms oxide and nitride layers of an ONO stack, implants dopants into a source line region to form and unite a source line structure to a source/drain region, forms another oxide and a high-dielectric over the nitride layer, removes the ONOA stack in the source line region, forms a gate oxide in the periphery, and forms an opening in the ONOA stack in an array source line region. The method deposits and selectively removes polysilicon and the high-dielectric concurrently forming wordline and select drain gate structures in bitline contact regions, and select source gate and source line structures in source line regions. The bitline and source line contact regions are implanted to form the source line structure in the source line region and unite the source/drain regions of select source gate structures.

REFERENCES:
patent: 4242737 (1980-12-01), Bate
patent: 4250206 (1981-02-01), Bate et al.
patent: 4288470 (1981-09-01), Bate et al.
patent: 4360900 (1982-11-01), Bate
patent: 6166959 (2000-12-01), Gupta et al.
patent: 6411548 (2002-06-01), Sakui et al.
patent: 6574140 (2003-06-01), Caywood
patent: 6376876 (2004-04-01), Shin et al.
patent: 6720579 (2004-04-01), Shin et al.
patent: 6953965 (2005-10-01), Goda et al.
patent: 6960500 (2005-11-01), Shin et al.
patent: 2004/0026748 (2004-02-01), Goda et al.
patent: 2006/0239083 (2006-10-01), Lee
patent: 1 207 552 (2002-05-01), None
patent: 55-105375 (1980-08-01), None
International Search Report, Int'l Application No. PCT/US2006/015685, Int'l Filing Date Apr. 24, 2006, 2 pgs.

Affiliated with

Also associated with

Rating

Formation method of an array source line in NAND flash memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Formation method of an array source line in NAND flash memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Formation method of an array source line in NAND flash memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3731767