Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Patent
1997-11-14
1998-11-24
Powell, William
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified configuration
438637, 438734, 216 39, 216 67, H01L 2100
Patent
active
058411968
ABSTRACT:
A method of forming a via in a interlevel dielectric of a semiconductor device wherein the via has a fluted sidewall. A semiconductor substrate is provided having a first conductive layer formed thereon. A dielectric layer is then formed on the first conductive layer. A photoresist layer is deposited on a dielectric layer and a contact opening is formed in the photoresist layer to expose a contact region of the dielectric layer. A first etch step is performed to remove portions of the dielectric layer proximal to the contact region to form a first stage of the fluted via. The first stage includes a first sidewall stage extending from an upper surface of the dielectric layer at an angle less than 50.degree.. The first stage of the fluted via exterds a first lateral distance which is greater than a lateral dimension of the contact opening. A second etch step is then performed to further remove portions of the dielectric layer to form a second stage of the fluted via. The second stage includes a second sidewall stage extending from the first sidewall stage at a second angle between 40.degree. and 70.degree.. A third etch step is then performed to further remove portions of the dielectric layer to form a third and final. stage of the fluted via. The fluted via extends from an upper surface of the dielectric layer to an upper surface of the first conductive layer. The third stage includes a third stage sidewall extending from said second stage side wall to said upper surface of said first conductive layer at an angle between 60.degree. and 80.degree..
REFERENCES:
patent: 3986912 (1976-10-01), Alcorn et al.
patent: 4354897 (1982-10-01), Nakajima
patent: 4484978 (1984-11-01), Keyser
patent: 4729815 (1988-03-01), Leung
patent: 4857141 (1989-08-01), Abe et al.
patent: 4978420 (1990-12-01), Bach
patent: 5453403 (1995-09-01), Meng et al.
patent: 5591675 (1997-01-01), Kim et al.
Denninger Erich W. E.
Dye Pamela G.
Flores Robert
Gupta Subhash
Kai James K.
Advanced Micro Devices , Inc.
Daffer Kevin L.
Powell William
LandOfFree
Fluted via formation for superior metal step coverage does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fluted via formation for superior metal step coverage, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fluted via formation for superior metal step coverage will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1706252