Electricity: conductors and insulators – Conduits – cables or conductors – Preformed panel circuit arrangement
Reexamination Certificate
2000-05-24
2004-08-10
Pert, Evan (Department: 2829)
Electricity: conductors and insulators
Conduits, cables or conductors
Preformed panel circuit arrangement
C257S774000
Reexamination Certificate
active
06774315
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to an electrical interconnection arrangement for making connection between electronic devices and, more particularly, to making electrical connection between chip die and the next level of carrier.
2. Background and Related Art
One of the problems encountered with some semiconductor chip die connections to the next level of packaging is the high stress on the interconnections caused by coefficient of thermal expansion (CTE) mismatch. The CTE thermal mismatch is particularly large where the chip die is connected to laminate chip carriers made of material similar to an epoxy circuit board material. As circuit densities in chip dies increase, so does the heat generated by these dies thereby compounding the problem with larger temperature variations in its thermal cycle. In addition, certain applications, such as flip chip applications, have required encapsulation to ensure a reliable flip chip interconnection in the solder joints. Such encapsulation typically employs a high strength epoxy which acts to bond the chip die to the laminate chip carrier. This bonding of chip die to chip carrier reduces solder joint stress during thermal cycling but causes the chip die itself to be put under cyclical high internal stress eventually leading to chip cracking, delamination and device breakdown.
The above described high internal stresses on the chip die are generally attributed to the fact that the bonding of chip die to laminate chip carrier acts to cause this composite of materials to act like a “bimetallic” element wherein the composite bends upon heating due to the different CTE of the materials. As a result of the large thermal mismatch between the die and laminate chip carrier, the cyclical bending over time causes device failure. In this regard, the CTE for a typical chip die may be in the order of 3 micro inches per inch per degree Centigrade while a typical late chip carrier is around six times that amount. Thus, although the use of encapsulation is to prevent the C-4 connections from detaching from fatigue and fracturing over thermal cycling, the bonding action of the encapsulation in itself acts to cause the chips to fracture and separate from the chip carrier.
In general, others have attempted to address the problems caused by CTE mismatch of materials in IC packaging by providing various interposing structures that attempt to reduce the mismatch of CTE. For example, multiple layers of materials with varying CTEs may be employed to form an interposing layer between one level of packaging and the next, with the layers having a gradation of CTEs such that the layer contacting one level of packaging is selected to have a CTE which more closely matches the CTE of that level while the layer contacting the next level of packaging has a CTE more closely matching that level while layers between may gradually reduce the difference. In addition, efforts have also been made to use interposing layers which are flexible in nature such as to reduce the stress on electrical interconnections during thermal cycling created by thermal mismatch. However, these various efforts typically rely on single or multiple layers of material which are either costly to fabricate or difficult to assemble, and are not totally effective in their purpose. More often, these layers are between ceramic chip carriers and circuit board or card.
SUMMARY OF THE INVENTION
In accordance with the teachings of the present invention, internal stresses in chip dies and their electrical interconnection caused by encapsulation and bonding of chip dies to laminate chip carriers are overcome through the use of a floating interposer having an array of connectors extending therethrough and positioned between chip die contacts and circuit card contacts. The floating interposer acts as chip carrier and provides stress relief to the electrical interconnections between chip die and circuit card by moving on its opposing surfaces relative to the CTE rate of the material with which it is in contact.
The floating interposer of the present invention comprises a flexible and compliant layer of low modulus material having an array of vias plated with copper which vias terminate in copper pads at each end on opposing surfaces of the flexible layer. In addition, the flexible layer may have an array of relatively large holes arranged between the array of vias to produce a “swiss-cheese-like” structure to give more resilience.
In one fabrication process, when the plated vias of the interposer are aligned with C-4 solder balls on a flip chip die, upon heating the vias become filled with solder while becoming electrically connected to the chip die. The other ends of the vias are attached to the circuit card by a low melt solder. Alternatively, the flexible interposer may be copper plated directly against the BLM pads on the chip die.
Accordingly, it is an object of the present invention to provide an improved integrated circuit device package and method of making same.
It is another object of the present invention to provide improved electronic device interconnection and method of making same.
It is a further object of the present invention to provide improved electronic interconnection between chip die device and chip carrier.
It is yet a further object of the present invention to provide an improved electronic interconnection between chip die and chip carrier such as to reduce internal stress in both the chip die and the electrical interconnections between chip die and chip carrier.
It is still yet a further object of the present invention to provide a flexible interposer arrangement between chip die and chip carrier which allows the chip die to be connected to the chip carrier without encapsulation of the interconnection points.
It is another object of the present invention to provide a method and apparatus for making electrical interconnection between chip die directly to circuit card.
It is yet another object of the present invention to provide a compact, reworkable die solution.
REFERENCES:
patent: 4330165 (1982-05-01), Sado
patent: 4927369 (1990-05-01), Grabbe et al.
patent: 4937707 (1990-06-01), McBride et al.
patent: 4954878 (1990-09-01), Fox et al.
patent: 5065227 (1991-11-01), Frankeny et al.
patent: 5071359 (1991-12-01), Arnio et al.
patent: 5248262 (1993-09-01), Busacco et al.
patent: 5275330 (1994-01-01), Isaacs et al.
patent: 5362656 (1994-11-01), McMahon
patent: 5386341 (1995-01-01), Olson et al.
patent: 5403194 (1995-04-01), Yamazaki
patent: 5517754 (1996-05-01), Beilstein, Jr. et al.
patent: 5530288 (1996-06-01), Stone
patent: 5531022 (1996-07-01), Beaman et al.
patent: 5553769 (1996-09-01), Ellerson et al.
patent: 5567654 (1996-10-01), Beilstein, Jr. et al.
patent: 5585675 (1996-12-01), Knopf
patent: 5611696 (1997-03-01), Donner et al.
patent: 5770476 (1998-06-01), Stone
patent: 5781413 (1998-07-01), Howell et al.
patent: 5800184 (1998-09-01), Lopergolo et al.
patent: 5926029 (1999-07-01), Ference et al.
patent: 5953214 (1999-09-01), Dranchak et al.
patent: 5984691 (1999-11-01), Brodsky et al.
patent: 6191487 (2001-02-01), Rodenbeck et al.
patent: 6191952 (2001-02-01), Jimarez et al.
patent: 6245175 (2001-06-01), Hotta et al.
patent: 6271483 (2001-08-01), Horiuchi et al.
patent: 6332782 (2001-12-01), Bezama et al.
patent: 2002/0046856 (2002-04-01), Alcoe
patent: 63307768 (1987-06-01), None
patent: 63-52432 (1988-03-01), None
patent: 04-24987 (1992-01-01), None
patent: 06-181122 (1994-06-01), None
Pierson Mark Vincent
Sweterlitsch Jennifer Rebecca
Woychik Charles Gerard
Youngs, Jr. Thurston Bryce
International Business Machines - Corporation
Jordan John A.
Pert Evan
Samodovitz Arthur J.
LandOfFree
Floating interposer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Floating interposer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Floating interposer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3279105