Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Assembly of plural semiconductive substrates each possessing...
Reexamination Certificate
2007-01-16
2007-01-16
Geyer, Scott B. (Department: 2812)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Assembly of plural semiconductive substrates each possessing...
C438S122000, C257SE21499
Reexamination Certificate
active
10709588
ABSTRACT:
A flip chip package structure and manufacturing method thereof is provided. A chip is electrically connected to a substrate. A heat sink is attached to the backside of the chip. The heat sink has at least a through hole located at a peripheral region and laterally adjacent to the chip. A dispensing process is carried out to deliver an underfill material via the through hole such that the space between the chip and the substrate is filled. The underfill material also extends to cover a portion of the heat sink so that the heat sink and the substrate are connected together. The underfill material is cured to fix the heat sink, the substrate and the chip in position.
REFERENCES:
patent: 6187613 (2001-02-01), Wu et al.
patent: 6600232 (2003-07-01), Chiu et al.
patent: 6602740 (2003-08-01), Mitchell
patent: 6617682 (2003-09-01), Ma et al.
patent: 6979600 (2005-12-01), Brandenburger
Chen Yu-Wen
Chiu Chi-Hao
Chung Chih-Ming
Advanced Semiconductor Engineering Inc.
Geyer Scott B.
Jiang Chyun IP Office
LandOfFree
Flip chip package and manufacturing method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Flip chip package and manufacturing method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flip chip package and manufacturing method thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3750424