Semiconductor device manufacturing: process – Formation of semiconductive active region on any substrate – Fluid growth from gaseous state combined with subsequent...
Patent
1998-02-26
2000-02-29
Chaudhari, Chandra
Semiconductor device manufacturing: process
Formation of semiconductive active region on any substrate
Fluid growth from gaseous state combined with subsequent...
438478, 438504, 438974, H01L 2120
Patent
active
060308877
ABSTRACT:
Process for the preparation of an epitaxial wafer having a total thickness variation and/or site total indicated reading of less than about 1.0 .mu.ms. The distance between the front and back surfaces of the epitaxial wafer at discrete positions on the front surface is measured to generate thickness profile data. Additional stock is removed from the front surface of the epitaxial wafer in a stock removal step to reduce the thickness of the epitaxial wafer to the target thickness, T.sub.t, with the amount of stock being removed at each of said discrete positions being determined after taking into account the thickness profile data and T.sub.t.
REFERENCES:
patent: 4877479 (1989-10-01), McNeil et al.
patent: 5238532 (1993-08-01), Zarowin et al.
patent: 5254830 (1993-10-01), Zarowin et al.
patent: 5290382 (1994-03-01), Zarowin et al.
patent: 5291415 (1994-03-01), Zarowin et al.
patent: 5292400 (1994-03-01), Mumola
patent: 5372674 (1994-12-01), Steinberg
patent: 5375064 (1994-12-01), Bollinger
patent: 5376224 (1994-12-01), Zarowin
patent: 5419803 (1995-05-01), Mumola
patent: 5449638 (1995-09-01), Hong et al.
patent: 5474647 (1995-12-01), Poultney et al.
patent: 5491571 (1996-02-01), Williams et al.
patent: 5543919 (1996-08-01), Mumola
patent: 5563709 (1996-10-01), Poultney
G. Pfeiffer, "Final Polish For SOI Wafters-Surface Roughness and TTV Degradation", Proceedings 1995 IEEE International SOI Conference, pp. 172-173, 1995.
Aug. 17, 1998 PCT International Search Report (PCT/US98/06531).
F. Shimura, "Semiconductor Silicon Crystal Technology", Academic Press, pp. 191-195, 1989.
Desai Ankur H.
Standley Robert W.
Vadnais David L.
Chaudhari Chandra
Christianson K
MEMC Electronic Materials , Inc.
LandOfFree
Flattening process for epitaxial semiconductor wafers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Flattening process for epitaxial semiconductor wafers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flattening process for epitaxial semiconductor wafers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-682555