Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2007-05-29
2007-05-29
Booth, Richard A. (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S954000
Reexamination Certificate
active
11302122
ABSTRACT:
A flash memory structure comprises a semiconductor substrate having a V-groove, a first doped region positioned in the semiconductor substrate, two second doped regions positioned in the semiconductor substrate and at two sides of the V-groove, a dielectric stack having trapping sites interposed therein positioned on the V-groove, and a conductive layer positioned on the surface of the dielectric stack above the V-groove. A method for forming the V-groove comprises steps of forming a mask layer on the surface of the semiconductor substrate, forming an opening in the mask layer, etching a portion of the semiconductor substrate below the opening to form the V-groove, and removing the mask layer. The semiconductor substrate can be a (100)-oriented silicon substrate, and the V-groove has inclined surface planes with (111) orientation.
REFERENCES:
patent: 4222062 (1980-09-01), Trotter et al.
patent: 4233091 (1980-11-01), Kawabe
patent: 6191459 (2001-02-01), Hofmann et al.
patent: 6252272 (2001-06-01), Watanabe et al.
patent: 6444545 (2002-09-01), Sadd et al.
patent: 6514822 (2003-02-01), Kim
patent: 6916715 (2005-07-01), Hsiao et al.
patent: 2004/0256662 (2004-12-01), Black et al.
Chen Jason
Kao Chien Kang
Booth Richard A.
Oliff & Berridg,e PLC
Promos Technologies Inc.
LandOfFree
Flash memory structure and method for fabricating the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Flash memory structure and method for fabricating the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash memory structure and method for fabricating the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3792989