Flash memory device with multi-level cells and method of...

Details Flash memory device with multi-level cells and method of... Flash memory device with multi-level cells and method of...

2011-06-28

2011-06-28

Bragdon, Reginald G (Department: 2189)

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

C711S217000, C711SE12008, C365S185030

Reexamination Certificate

active

07970981

ABSTRACT:
In one aspect, a method of writing data in a flash memory system is provided. The flash memory system forms an address mapping pattern according to a log block mapping scheme. The method includes determining a writing pattern of data to be written in a log block, and allocating one of SLC and MLC blocks to the log block in accordance with the writing pattern of the data.

REFERENCES:
patent: 6363009 (2002-03-01), Fukuzumi
patent: 6456528 (2002-09-01), Chen
patent: 6938116 (2005-08-01), Kim et al.
patent: 2005/0144367 (2005-06-01), Sinclair
patent: 2000173281 (2000-06-01), None
patent: 2001-006374 (2001-01-01), None
patent: 2001-306393 (2001-11-01), None
patent: 2002-366423 (2002-12-01), None
patent: 2003-015946 (2003-01-01), None
patent: 1020040047835 (2004-06-01), None
patent: 2005503640 (2005-02-01), None
patent: 10-0389867 (2003-07-01), None
patent: 10-2006-0021099 (2006-03-01), None

Affiliated with

Also associated with

Rating

Flash memory device with multi-level cells and method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flash memory device with multi-level cells and method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash memory device with multi-level cells and method of... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2625542