Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output data buffering
Patent
1997-12-08
2000-03-21
Sheikh, Ayaz R.
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output data buffering
710 57, G06F 1300
Patent
active
060413700
ABSTRACT:
A method and apparatus for encoding a count value wherein a single bit changes between consecutive count values. A bit field is scanned for bits set to one. If a single bit has been set to one, a first bit adjacent to the single bit is set to one. If more than one bit has been set to one, a second bit adjacent to the single bit is set to zero.
REFERENCES:
patent: 5305253 (1994-04-01), Ward
patent: 5426756 (1995-06-01), Shyi et al.
patent: 5471583 (1995-11-01), Au et al.
patent: 5555524 (1996-09-01), Castellano
patent: 5590366 (1996-12-01), Bryant et al.
patent: 5712992 (1998-01-01), Hawkins et al.
patent: 5898893 (1999-04-01), Alfke
Intel Corporation
Sheikh Ayaz R.
Wiley David A.
LandOfFree
FIFO using a fading ones counter does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with FIFO using a fading ones counter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and FIFO using a fading ones counter will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-738602