Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1998-04-23
1999-10-19
Chaudhari, Chandra
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438305, 438442, 438482, H01L 21336
Patent
active
059703520
ABSTRACT:
A field effect transistor is manufactured by forming an isolating structure on a semiconductor substrate to define an active area. A gate structure is formed which is insulated from a surface of the active area of the semiconductor substrate. An amorphous silicon film is formed on the gate structure, on the surface of the semiconductor substrate, and on the isolating structure. A first portion of the amorphous silicon film is converted to an epitaxial film and a second portion of the amorphous silicon film is converted to a polysilicon film. Impurities are diffused throughout the polysilicon film and into an upper surface portion of said epitaxial film. The impurity doped polysilicon film and the upper surface portion of the epitaxial film are oxidized to form oxide films and the oxide films are removed so that the epitaxial film remains at least on the active area of the semiconductor substrate. Source and drain regions of the transistor are formed in the active area of the semiconductor substrate.
REFERENCES:
patent: 4041518 (1977-08-01), Shimizu et al.
patent: 4111725 (1978-09-01), Cho et al.
patent: 4789644 (1988-12-01), Meda
patent: 5001082 (1991-03-01), Goodwin-Johansson
patent: 5079180 (1992-01-01), Rodder et al.
patent: 5118639 (1992-06-01), Roth et al.
patent: 5156994 (1992-10-01), Moslehi
patent: 5250454 (1993-10-01), Maszara
patent: 5336903 (1994-08-01), Ozturke
patent: 5409853 (1995-04-01), Yu
patent: 5496750 (1996-03-01), Moslehi
patent: 5504031 (1996-04-01), Hsu et al.
patent: 5677214 (1997-10-01), Hsu
patent: 5691212 (1997-11-01), Tsai et al.
patent: 5824586 (1998-10-01), Wollesen et al.
patent: 5893741 (1999-04-01), Huang
Okumura Katsuya
Shiozawa Jun-ichi
Tsunashima Yoshitaka
Chaudhari Chandra
Chen Jack
Kabushiki Kaisha Toshiba
LandOfFree
Field effect transistor having elevated source and drain regions does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Field effect transistor having elevated source and drain regions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Field effect transistor having elevated source and drain regions will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2068550