Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2005-05-17
2005-05-17
Wilczewski, Mary (Department: 2822)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S003000, C438S210000, C438S253000, C438S256000, C438S396000, C438S399000
Reexamination Certificate
active
06893912
ABSTRACT:
A ferroelectic capacitor memory device is fabricated by a forming a substrate including integrated circuitry with an interconnect layer and pass transistors. First capacitor electrodes, contacts and pads are simultaneously formed on the substrate and are connected to an associated pass transistor through the interconnect layer. A ferroelectic dielectric layer, formed on the first capacitor electrodes, is patterned to expose portions of one of the contacts and one of the pads to form a contact opening and a pad region. A second capacitor electrode is formed over the patterned ferroelectric layer to create a via within said contact opening, the via extending to one of the contacts. A conductive layer is formed upon the second capacitor electrode. The conductive layer is patterned to form a plate line, the via connecting one of the contacts to the plate line. The substrate forming step may be carried out so that the pass transistors comprise sources, drains and gates and the integrated circuitry comprises complementary metal oxide semiconductor (CMOS) circuitry comprising word lines, bit lines interconnect metal lines and contact plugs.
REFERENCES:
patent: 5046043 (1991-09-01), Miller et al.
patent: 5119154 (1992-06-01), Gnadinger
patent: 5273927 (1993-12-01), Gnadinger
patent: 5589284 (1996-12-01), Summerfelt et al.
patent: 5817170 (1998-10-01), Desu et al.
patent: 5854104 (1998-12-01), Onishi et al.
patent: 5963466 (1999-10-01), Evans, Jr.
patent: 5998236 (1999-12-01), Roeder et al.
patent: 6075264 (2000-06-01), Koo
patent: 6485988 (2002-11-01), Ma et al.
patent: 6627931 (2003-09-01), Casagrande et al.
patent: 20020033494 (2002-03-01), Ozaki et al.
patent: 20020045311 (2002-04-01), Mikawa
patent: 20020196653 (2002-12-01), Kim et al.
S.L. Lung et al, Low Temperature Epitaxial Growth of PZT on Conductive Perovskite LaNiO, Electrode for Embedded Capacitor-Over-Interconnect (COI) FeRAM Application, Abstract, IEDM Conference, Dec., 2001.
Haynes Beffel & Wolfeld LLP
Macronix International Co. Ltd.
Thomas Toniae M.
Wilczewski Mary
LandOfFree
Ferroelectric capacitor memory device fabrication method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Ferroelectric capacitor memory device fabrication method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Ferroelectric capacitor memory device fabrication method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3366402