Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-06-12
2007-06-12
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
10976306
ABSTRACT:
Disclosed concepts include a method of, and program product for, optimizing an intensity profile of a pattern to be formed in a surface of a substrate relative to a given mask using an optical system. Steps include mathematically representing resolvable feature(s) from the given mask, generating a mathematical expression, an eigenfunction, representing certain characteristics of the optical system, modifying the mathematical the eigenfunction by filtering, generating an interference map in accordance with the filtered eigenfunction and the mathematical expression of the given mask, and determining assist features for the given mask based on the interference map. As a result, undesired printing in the surface of the substrate may be minimized.
REFERENCES:
patent: 5229230 (1993-07-01), Kamon
patent: 5682323 (1997-10-01), Pasch et al.
patent: 5895741 (1999-04-01), Hasegawa et al.
patent: 6214497 (2001-04-01), Stanton
patent: 6223139 (2001-04-01), Wong et al.
patent: 6303253 (2001-10-01), Lu
patent: 6355382 (2002-03-01), Yasuzato et al.
patent: 6413684 (2002-07-01), Stanton
patent: 6519760 (2003-02-01), Shi et al.
patent: 6777141 (2004-08-01), Pierrat
patent: 6787271 (2004-09-01), Cote et al.
patent: 6792591 (2004-09-01), Shi et al.
patent: 6807662 (2004-10-01), Toublan et al.
patent: 2002/0083410 (2002-06-01), Wu et al.
patent: 2002/0152452 (2002-10-01), Socha
patent: 2002/0157081 (2002-10-01), Shi et al.
patent: 2003/0082463 (2003-05-01), Laidig et al.
patent: 2003/0228541 (2003-12-01), Hsu et al.
patent: 2004/0122636 (2004-06-01), Adam
patent: 2004/0209170 (2004-10-01), Broeke et al.
patent: 2004/0229133 (2004-11-01), Socha et al.
patent: 1 202 119 (2002-05-01), None
patent: 1 237 046 (2002-09-01), None
patent: 1 439 419 (2004-07-01), None
patent: 1 439 420 (2004-07-01), None
patent: WO 02/03140 (2002-01-01), None
patent: WO 2003/054626 (2003-07-01), None
Robert Socha, et al., “Contact Hole Reticle Optimization by Using Interference Mapping Lithography (IML™ ),” Proceedings of the SPIE, Apr. 14, 2004, pp. 516-534, vol. 5446, No. 1, SPIE.
Douglas Van Den Broeke, et al., “Model-based RET using interface maps, algorithms for random contacts at 65 nm,” Solid State Technology, Sep. 2004, pp. 63-64, 66, vol. 47, No. 9, Penwell Corporation.
Douglas Van Den Broeke, et al., “Near 0.3 k, Full Pitch Range Contact Hole Patterning Using Chromeless Phase Lithography (CPL),” Proceedings of the SPIE, Sep. 9, 2003, pp. 297-308, vol. 5256, SPIE.
Christoph Dolainsky, et al., “Simulation based method for sidelobe suppression,” Optical Microlithography XIII, Proceedings of SPIE, 2000, pp. 1156-1162, vol. 4000.
Kyoji Nakajo, et al.; “Auxiliary pattern generation to cancel unexpected images at sidelobe overlap regions in attenuated phase-shift masks,” .
Nicolas Bailey Cobb, “Fast Optical and Process Proximity Correction Algorithms for Integrated Circuit Manufacturing,” Ph.D. dissertation, Spring 1998, pp. 35-72, University of California at Berkeley.
J. Fung Chen, et al., “Practical I-Line OPC Contact Masks for Sub-0.3Micron Design Rule Appiciation: Part 1--OPC Design Optimization,” pp. 181-201.
J.A. Torres, et al., “Contrast-Based Assist Feature Optimization,” Optical Microlithography XV, 2002, pp. 179-187, Proceedings of SPIE, vol. 4691, SPIE.
Olivier Toublan, et al., “Fully Automatic Side Lobe Detection and Correction Technique for Attenuated Phase Shift Masks,” Optical Microlithography XIV, 2001, pp. 1541-1547, Proccedings of SPIE, vol. 4346, SPIE.
Michael S. Yeung, “Extension of the Hopkins theory of partially coherent imaging to include thin-film interference effects,” Optical/Laser Microlithography VI, 1993, pp. 452-463, SPIE, vol. 1927.
ASML Masktools B.V.
Siek Vuthe
LandOfFree
Feature optimization using enhanced interference mapping... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Feature optimization using enhanced interference mapping..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Feature optimization using enhanced interference mapping... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3819230