Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing
Patent
1998-02-25
2000-04-11
De Cady, Albert
Error detection/correction and fault detection/recovery
Pulse or data error handling
Memory testing
714724, 714 42, G06F 1100
Patent
active
060498986
ABSTRACT:
A failure-data storage system is disclosed which is able to prepare data accumulated from a multiple data bit device test. Failure-data from the memory tester 1 is, before being stored in memory IC 6, logically added to one previous cycle failure-data with the same address by OR gate 12, and the result is input to F/F 13. The output of the F/F 13 is input to memory IC 6 when 3 state buffer 14 is in an enabled state and is fed back to the OR gate 12. Furthermore, each of the data bit of memory IC has data controller 10-1, 10-2, 10-3, and 10-4 as explained above.
REFERENCES:
patent: 5099481 (1992-03-01), Miller
patent: 5173906 (1992-12-01), Dreibelbis et al.
patent: 5276833 (1994-01-01), Auvinen et al.
patent: 5287363 (1994-02-01), Wolf et al.
patent: 5384533 (1995-01-01), Tokuda et al.
patent: 5530805 (1996-06-01), Tanabe
patent: 5535353 (1996-07-01), Tanabe et al.
patent: 5561671 (1996-10-01), Akiyama
patent: 5610925 (1997-03-01), Takahashi
patent: 5623595 (1997-04-01), Bailey
patent: 5689678 (1997-11-01), Stallmo et al.
patent: 5758056 (1998-05-01), Barr
patent: 5787459 (1998-07-01), Stallmo et al.
Microsoft Press Computer Dictionary, 1994.
Sugiyama Yuji
Tanabe Keiji
Ando Electric Co. Ltd.
Cady Albert De
Lamarre Guy
LandOfFree
Failure-data storage system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Failure-data storage system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Failure-data storage system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1185022