Failure analysis system and failure analysis method of logic...

Details Failure analysis system and failure analysis method of logic... Failure analysis system and failure analysis method of logic...

2007-02-27

2007-02-27

Chung, Phung My (Department: 2138)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

C714S736000, C360S027000, C360S053000

Reexamination Certificate

active

10621603

ABSTRACT:
A failure analysis system of a logic LSI incorporates software therein. The analysis system includes a function to record the terminal signal information of said logic LSI in synchronization with a clock and a function to reproduce said recorded terminal signal information in synchronization with the clock. The analysis system further includes a function to compare said reproduced terminal signal information with the terminal signal information of a normal logic LSI.

REFERENCES:
patent: 5517481 (1996-05-01), Kobayashi
patent: 6105156 (2000-08-01), Yamauchi
patent: 6192494 (2001-02-01), Sugimoto
patent: 6438081 (2002-08-01), Jinbo et al.
patent: 05-334120 (1993-12-01), None
patent: 06-095913 (1994-04-01), None
patent: 2001-249823 (2001-09-01), None

Affiliated with

Also associated with

Rating

Failure analysis system and failure analysis method of logic... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Failure analysis system and failure analysis method of logic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Failure analysis system and failure analysis method of logic... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3892610