Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Reexamination Certificate
2005-02-22
2005-02-22
Elms, Richard (Department: 2824)
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
C365S185170, C365S189070
Reexamination Certificate
active
06859401
ABSTRACT:
A semiconductor device includes a memory cell array, latch circuits, first to third circuits and a current control circuit. The memory cell array includes NAND cells arranged therein. The latch circuits temporarily hold data read out from the memory cell array. The first circuit generates a first current varying in proportion to “1” or “0” of binary logic data of one end of the plurality of latch circuits. The second circuit generates a second current which is preset. The third circuit compares the first current with the second current. The value of “1” or “0” of binary logic data of the one end of the plurality of latch circuits is detected based on a result of the comparison between the first current and the second current.
REFERENCES:
patent: 5258958 (1993-11-01), Iwahashi et al.
patent: 5467315 (1995-11-01), Kajimoto et al.
patent: 5610859 (1997-03-01), Nakamura et al.
patent: 5761122 (1998-06-01), Nakamura et al.
patent: 5909399 (1999-06-01), Tanaka et al.
patent: 5963462 (1999-10-01), Engh et al.
patent: 6064603 (2000-05-01), Naganawa
patent: 6134140 (2000-10-01), Tanaka et al.
patent: 6208560 (2001-03-01), Tanaka et al.
patent: 6275417 (2001-08-01), Lee et al.
patent: 6314044 (2001-11-01), Sasaki et al.
patent: 6373748 (2002-04-01), Ikehashi et al.
patent: 6430090 (2002-08-01), Homma
patent: 6507518 (2003-01-01), Hosono et al.
patent: 6657896 (2003-12-01), Hosono et al.
patent: 7-57482 (1995-03-01), None
patent: 7-307098 (1995-11-01), None
patent: 11-176175 (1999-07-01), None
patent: 2000-0043033 (2000-07-01), None
patent: 2000-0046809 (2000-07-01), None
Hosono Koji
Ikehashi Tamio
Imamiya Kenichi
Nakamura Hiroshi
Takeuchi Ken
Banner & Witcoff , Ltd.
Elms Richard
Kabushiki Kaisha Toshiba
Nguyen Tuan
LandOfFree
Fail number detecting circuit of flash memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fail number detecting circuit of flash memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fail number detecting circuit of flash memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3468324