Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – By reaction with substrate
Reexamination Certificate
2006-01-17
2006-01-17
Ghyka, Alexander (Department: 2812)
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
By reaction with substrate
C438S773000
Reexamination Certificate
active
06987069
ABSTRACT:
With a view to preventing the oxidation of a metal film at the time of light oxidation treatment after gate patterning and at the same time to making it possible to control the reproducibility of oxide film formation and homogeneity of oxide film thickness at gate side-wall end portions, in a gate processing step using a poly-metal, a gate electrode is formed by patterning a gate electrode material which has been deposited over a semiconductor wafer1A having a gate oxide film formed thereon and has a poly-metal structure and then, the principal surface of the semiconductor wafer1A heated to a predetermined temperature or vicinity thereof is supplied with a hydrogen gas which contains water at a low concentration, the water having been formed from hydrogen and oxygen by a catalytic action, to selectively oxidize the principal surface of the semiconductor wafer1A, whereby the profile of the side-wall end portions of the gate electrode is improved.
REFERENCES:
patent: 4282270 (1981-08-01), Nozaki et al.
patent: 5341016 (1994-08-01), Prall et al.
patent: 5387540 (1995-02-01), Poon et al.
patent: 5840368 (1998-11-01), Ohmi
patent: 6066508 (2000-05-01), Tanabe et al.
patent: 6162741 (2000-12-01), Akasaka et al.
patent: 6197702 (2001-03-01), Tanabe et al.
patent: 6239041 (2001-05-01), Tanabe et al.
patent: 6319860 (2001-11-01), Tanabe et al.
patent: 6323115 (2001-11-01), Tanabe et al.
patent: 6362086 (2002-03-01), Weimer et al.
patent: 6417114 (2002-07-01), Tanabe et al.
patent: 6518201 (2003-02-01), Tanabe et al.
patent: 6518202 (2003-02-01), Tanabe et al.
patent: 6521550 (2003-02-01), Tanabe et al.
patent: 6528431 (2003-03-01), Tanabe et al.
patent: 6569780 (2003-05-01), Tanabe et al.
patent: 6596650 (2003-07-01), Tanabe et al.
patent: 6602808 (2003-08-01), Tanabe et al.
patent: 6784116 (2004-08-01), Tanabe et al.
patent: 2001/0042344 (2001-11-01), Ohmi et al.
patent: 56-107552 (1981-08-01), None
patent: 58-4924 (1983-01-01), None
patent: 59-10271 (1984-01-01), None
patent: 59-132136 (1984-07-01), None
patent: 60-734 (1985-01-01), None
patent: 60-72229 (1985-04-01), None
patent: 60-123060 (1985-07-01), None
patent: 60-147136 (1985-08-01), None
patent: 61-127123 (1986-06-01), None
patent: 61-152076 (1986-07-01), None
patent: 61-267365 (1986-11-01), None
patent: 1-94657 (1989-04-01), None
patent: 3-119763 (1991-05-01), None
patent: 5-152282 (1993-06-01), None
patent: 6-115903 (1994-04-01), None
patent: 6-163517 (1994-06-01), None
patent: 6-333918 (1994-12-01), None
patent: 7-94716 (1995-04-01), None
patent: 7-235542 (1995-09-01), None
patent: 61-127124 (1996-06-01), None
patent: 8-264531 (1996-10-01), None
patent: 9-172011 (1997-06-01), None
patent: WO 97/2808 (1997-08-01), None
Kou Nakamura, et al., “Hydrogen-Radical Balanced Steam Oxidation Technology for Ultra-Thin Oxide with High Reliability”, The Electrochemical Society of Japan, Electronic Materials Committee, Proceedings of the 45thSymposium on Semiconductors and Integrated Circuits Technology, Tokyo, Dec. 1 and 2, 1993, pp. 128-133.
Tanabe, et al., “Diluted Wet Oxidation” A Novel Technique for Ultra Thin Gate Oxide Formation (Oct. 1997).
Asano Isamu
Natsuaki Nobuyoshi
Saito Masayoshi
Tanabe Yoshikazu
Yamamoto Naoki
Antonelli Terry Stout & Kraus LLP
Hitachi , Ltd.
LandOfFree
Fabrication process of a semiconductor integrated circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fabrication process of a semiconductor integrated circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabrication process of a semiconductor integrated circuit... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3588519