Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-07-22
1999-08-10
Chaudhari, Chandra
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438221, 438224, 438524, 257397, H01L 2176, H01L 218238, H01L 218249
Patent
active
059372877
ABSTRACT:
The present invention relates to the formation of trench isolation structures that isolate active areas and a preferred doping in the fabrication of a CMOS device with a minimized number of masks. Ions of a P-type dopant are implanted into a semiconductor substrate having therein a P-well and an N-well. Each of the N-well and P-well has therein a trench. The ions of the P-type dopant are implanted beneath each of the trenches in the P-well and the N-well to create a first P-type dopant concentration profile in the semiconductor substrate, wherein the P-well and the N-well are substantially unimplanted by the ions of the P-type dopant in active areas adjacent to the respective trenches therein. A second implanting ions of a P-type dopant is made into the semiconductor substrate. The second implanting is beneath each of the trenches in the P-well and the N-well to form a second P-type dopant concentration profile. The second implanting is also though one or more barrier layers on the semiconductor substrate into the P-well and the N-well in active areas adjacent to each of the trenches in the P-well and the N-well to form a third P-type dopant concentration profile, wherein the second and third P-type dopant concentration profiles are simultaneously formed. Next, the respective trenches in each of the P-well and N-well are substantially filled with a dielectric material. Ions of an N-type dopant are then implanted into the N-well, wherein the P-well is substantially unimplanted by the ions of the N-type dopant, and wherein the N-well has therein a concentration of the N-type dopant that is substantially greater than the P-type dopant therein. The N-type dopant dopes active areas in the N-well so as to achieve a desired threshold voltage.
REFERENCES:
patent: 4466178 (1984-08-01), Soclof
patent: 4653177 (1987-03-01), Lebowitz et al.
patent: 4808543 (1989-02-01), Parrillo
patent: 5015594 (1991-05-01), Chu et al.
patent: 5137837 (1992-08-01), Chang et al.
patent: 5260226 (1993-11-01), Sawada et al.
patent: 5436174 (1995-07-01), Baliga et al.
patent: 5643822 (1997-07-01), Furukawa et al.
patent: 5759881 (1998-06-01), Manning
patent: 5759885 (1998-06-01), Son
patent: 5780353 (1998-07-01), Omid-Zohoor
patent: 5789288 (1998-08-01), Palieri
patent: 5795801 (1996-08-01), Lee
patent: 5827763 (1998-10-01), Gardner et al.
patent: 5874346 (1999-02-01), Fulford et al.
Blum David S
Chaudhari Chandra
Micro)n Technology, Inc.
LandOfFree
Fabrication of semiconductor structures by ion implantation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fabrication of semiconductor structures by ion implantation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabrication of semiconductor structures by ion implantation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1130092