Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-07-04
2006-07-04
Pham, Long (Department: 2814)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S306000, C438S516000, C438S525000, C438S528000, C438S595000
Reexamination Certificate
active
07071067
ABSTRACT:
A process is provided for forming an isolating nitride film to isolate gate polysilicon of a gate structure. Specifically, the process comprises providing a channel region defined by a source and drain region of a semiconductor substrate having a gate structure comprising an isolating oxide layer positioned on the channel region and the polysilicon layer positioned on the oxide layer. More specifically, the process comprises the steps of forming the nitrogen implanted regions over the semiconductor substrate by implanting nitrogen atoms into those regions and growing spacers from exposed portions of the polysilicon layer. During the spacer growth, the spacer grows vertically as well as laterally extending under the polysilicon edges. Diffusion of nitrogen atoms to the substrate surface forms silicon nitride under the gate edges, which minimizes current leakages into gate polysilicon.
REFERENCES:
patent: 4839301 (1989-06-01), Lee
patent: 4996081 (1991-02-01), Ellul et al.
patent: 5057499 (1991-10-01), Lowrey et al.
patent: 5073509 (1991-12-01), Lee
patent: 5177027 (1993-01-01), Lowrey et al.
patent: 5240874 (1993-08-01), Roberts
patent: 5264724 (1993-11-01), Brown et al.
patent: 5266510 (1993-11-01), Lee
patent: 5272367 (1993-12-01), Dennison et al.
patent: 5341016 (1994-08-01), Prall et al.
patent: 5345104 (1994-09-01), Prall et al.
patent: 5349494 (1994-09-01), Ando
patent: 5360769 (1994-11-01), Thakur et al.
patent: 5376593 (1994-12-01), Sandhu et al.
patent: 5378641 (1995-01-01), Cheffings
patent: 5393683 (1995-02-01), Mathews et al.
patent: 5405791 (1995-04-01), Ahmad et al.
patent: 5407870 (1995-04-01), Okada et al.
patent: 5429972 (1995-07-01), Anjum et al.
patent: 5463234 (1995-10-01), Toriumi et al.
patent: 5472896 (1995-12-01), Chen et al.
patent: 5786254 (1998-07-01), Hao et al.
patent: 5808348 (1998-09-01), Ito et al.
patent: 5811865 (1998-09-01), Hodges et al.
patent: 5837585 (1998-11-01), Wu et al.
patent: 5895955 (1999-04-01), Gardner et al.
patent: 5972783 (1999-10-01), Arai et al.
patent: 5994175 (1999-11-01), Gardner et al.
patent: 6030875 (2000-02-01), May et al.
Shimizu, et al. “Impact of Surface Proximity Gettering and Nitrided Oxide Side-Wall Spacer by Nitrogen Implantation on Sub-Quarter Micron CMOS LDD FETs”, IEDM 95, pp. 859-62 (1995).
Knobbe Martens Olson & Bear LLP
Micro)n Technology, Inc.
Pham Long
Rao Shrinivas H.
LandOfFree
Fabrication of integrated devices using nitrogen implantation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fabrication of integrated devices using nitrogen implantation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabrication of integrated devices using nitrogen implantation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3580039