Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1996-05-08
1999-05-18
Booth, Richard A.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438589, 438527, 148DIG126, H01L21/336;21/3205;21/4763
Patent
active
059045256
ABSTRACT:
A method for forming a trenched DMOS transistor with deep body regions that occupy minimal area on an epitaxial layer formed on a semiconductor substrate. A first oxide layer is formed over the epitaxial layer and patterned to define deep-body areas beneath which the deep body regions are to be formed. Next, diffusion-inhibiting regions of the first conductivity type are formed in each of the deep-body areas before forming a second oxide layer covering the deep-body areas and the remaining portion of the first oxide layer. Portions of the second oxide layer are then removed to expose the centers of the diffusion inhibiting regions, leaving the first oxide layer and oxide sidewall spacers from the second oxide layer to cover the peripheries of the diffusion-inhibiting regions. A deep-body diffusion of a second conductivity type is then performed, resulting in the formation of deep body regions in the epitaxial layer between the sidewall spacers. The peripheries of the diffusion-inhibiting regions covered by the remaining portions of the first and second oxide layers inhibit lateral diffusion of the deep body diffusions without significantly inhibiting diffusion depth.
REFERENCES:
patent: 4791462 (1988-12-01), Blanchard et al.
patent: 4929991 (1990-05-01), Blanchard
patent: 4967245 (1990-10-01), Cogan et al.
patent: 5072266 (1991-12-01), Bulucea et al.
patent: 5086007 (1992-02-01), Ueno
patent: 5155052 (1992-10-01), Davies
patent: 5298442 (1994-03-01), Bulucea et al.
patent: 5341011 (1994-08-01), Hshieh et al.
patent: 5342797 (1994-08-01), Sapp et al.
patent: 5374571 (1994-12-01), Mukherjee et al.
patent: 5468982 (1995-11-01), Hshieh et al.
patent: 5558313 (1996-09-01), Hshieh et al.
patent: 5668026 (1997-09-01), Lin et al.
Dun Jowei
Ho Yueh-Se
Hshieh Fwu-Iuan
Lan Bosco
Booth Richard A.
Klivans Norman R.
Siliconix incorporated
LandOfFree
Fabrication of high-density trench DMOS using sidewall spacers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fabrication of high-density trench DMOS using sidewall spacers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabrication of high-density trench DMOS using sidewall spacers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1755701