Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1996-06-21
1997-09-16
Tsai, Jey
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438254, H01L 2170
Patent
active
056680368
ABSTRACT:
A method is disclosed to form memory cell structures for DRAMs in which the capacitor nodes are formed in the shape of posts that fit in an area no larger than that which is over the active regions of the semiconductor substrate. Hence, the posts are suitable to accommodate the area that is appropriate for any one of the very high density DRAMs up to and including 1 G-bit. Furthermore, one less mask is used to form the node electrode in comparison with prior art. The interior of said post structure constitutes one electrode and the exterior wall the other, while a thin dielectric separates the two polysilicon plates of the capacitor. It is shown that said post structures perform the multi-function of providing a good support during the planarization process. Optional pillars may be formed at judiciously chosen locations in the cell to provide additional storage nodes and/or more uniform support structures to more readily facilitate chemical-mechanical polishing (CMP) of the substrate surface. In an alternate approach for increasing the storage capacity of capacitors in DRAMs, a branched-post structure is used. It is predicted that cells with four branches can allow the manufacture of 1 G-bit DRAMs.
REFERENCES:
patent: 4582563 (1986-04-01), Hazuki et al.
patent: 4592802 (1986-06-01), Deleonibus et al.
patent: 5094972 (1992-03-01), Pierce et al.
patent: 5312512 (1994-05-01), Allman et al.
patent: 5595928 (1997-01-01), Lu et al.
patent: 5595929 (1997-01-01), Tseng
S. Wolf, "Silicon Processing for the VLSI Era-vol. 2" Lattice Press, Sunset Beach CA, 1990, pp. 598, 609.
"Chemical-Mechanical Polishing: A New Focus on Consumables" by P. Singer, Pubin Semiconductor-Internatioanl, Feb., 1994 pp. 48-52.
Chang Joni Y.
Saile George O.
Tsai Jey
Vanguard International Semiconductor Corporation
LandOfFree
Fabrication method of the post structure of the cell for high de does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fabrication method of the post structure of the cell for high de, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabrication method of the post structure of the cell for high de will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-217742