Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-04-18
2006-04-18
Lee, Hsien-Ming (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S270000, C438S274000, C438S700000
Reexamination Certificate
active
07029977
ABSTRACT:
A fabrication method of a semiconductor wafer can fill trenches formed in a semiconductor substrate with an epitaxial film with high crystal quality without leaving cavities in the trenches. The trenches are formed in the first conductivity type semiconductor substrate. Planes exposed inside the trenches are made clean surfaces by placing the substrate in a gas furnace, followed by supplying the furnace with an etching gas and carrier gas, and by performing etching on the exposed planes inside the trenches by a thickness from about a few nanometers to one micrometer. The trenches have a geometry opening upward through the etching. Following the etching, a second conductivity type semiconductor is epitaxially grown in the trenches by supplying the furnace with a growth gas, etching gas, doping gas and carrier gas, thereby filling the trenches. Instead of making the trenches slightly-opened upward, their sidewalls may be made planes enabling facet formation.
REFERENCES:
patent: 5216275 (1993-06-01), Chen
patent: 5423941 (1995-06-01), Komura et al.
patent: 5438215 (1995-08-01), Tihanyi
patent: 6403412 (2002-06-01), Economikos et al.
patent: 6495294 (2002-12-01), Yamauchi et al.
patent: 0053854 (1982-06-01), None
patent: 09-266311 (1997-10-01), None
patent: 2000-340578 (2000-12-01), None
patent: 2001-168327 (2001-06-01), None
patent: 2001-196573 (2001-07-01), None
patent: 2002-141407 (2002-05-01), None
R.K. Smeltzer “Epitazial Deposition of Silicon in Deep Grooves,”J Electrochem: Solid-State Science and Technology, vol. 122, No. 12, p. 1666-71, Dec. 1975.
Iwamoto Susumu
Kishimoto Daisuke
Oka Satoshi
Shimizu Ryohsuke
Ueno Katsunori
Fuji Electric Holdings Co., Ltd.
Lee Hsien-Ming
Sartori Michael A.
Schoeffler Thomas C.
Shin-Etsu Handotai & Co., Ltd.
LandOfFree
Fabrication method of semiconductor wafer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fabrication method of semiconductor wafer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabrication method of semiconductor wafer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3584767