Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1998-09-04
2000-11-14
Thomas, Tom
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438305, 438306, 438369, 438370, 438372, 438373, 438376, 257219, 257220, 257221, 257285, 257327, 257335, 257345, 257404, 257408, H01L 21331, H01L 21334, H01L 21335, H01L 218236, H01L 218238
Patent
active
06146953&
ABSTRACT:
A fabrication method for a MOSFET device including the steps of forming a first insulating film on a semiconductor substrate wherein an active region and an isolated region are defined, forming a channel ion region by implanting impurity ions into the active region of the semiconductor substrate, forming a first conductive film pattern on a portion of the semiconductor substrate which corresponds to the channel ion region, forming a channel region having lower concentration than the channel ion region by implanting impurity ions in a different type from the ions in the channel ion region into a center portion of the channel ion region through the first conductive film pattern, forming a second conductive film pattern on the first conductive film pattern, forming an impurity region of low concentration in the semiconductor substrate with the first and second conductive film patterns as a mask, forming a sidewall spacer at both sides of the first and second conductive film patterns, and forming an impurity region of high concentration in the semiconductor substrate with the first and second conductive film patterns and the sidewall spacer as a mask. The present invention has advantages of improving the inferior-quality problem of semiconductor devices due to a short channel effect when a gate has a critical size and also preventing junction leakage in the junction between ion regions.
REFERENCES:
patent: 3653978 (1972-04-01), Robinson et al.
patent: 4502205 (1985-03-01), Yahano
patent: 4514893 (1985-05-01), Kinsbron et al.
patent: 4675981 (1987-06-01), Naruke
patent: 4679303 (1987-07-01), Chen et al.
patent: 4895520 (1990-01-01), Berg
patent: 5030581 (1991-07-01), Yakushiji et al.
patent: 5082794 (1992-01-01), Pfiester et al.
patent: 5141895 (1992-08-01), Pfiester et al.
patent: 5296387 (1994-03-01), Aronowitz et al.
patent: 5312766 (1994-05-01), Aronowitz et al.
patent: 5374571 (1994-12-01), Mukherjee et al.
patent: 5401994 (1995-03-01), Adan
patent: 5428234 (1995-06-01), Sumi
patent: 5434093 (1995-07-01), Chau et al.
patent: 5536957 (1996-07-01), Okumura
patent: 5548143 (1996-08-01), Lee
patent: 5719422 (1998-02-01), Burr et al.
patent: 5719430 (1998-02-01), Goto
patent: 5726477 (1998-03-01), Williams et al.
patent: 5733812 (1998-03-01), Ueda et al.
patent: 5786620 (1998-07-01), Richards, Jr. et al.
patent: 5817558 (1998-10-01), Wu
patent: 5899719 (1999-05-01), Hong
Lee Kye-Nam
Son Jeong-Hwan
Hyundai Electronics Industries Co,. Ltd.
Souw Bernard E.
Thomas Tom
LandOfFree
Fabrication method for mosfet device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fabrication method for mosfet device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabrication method for mosfet device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2064470