Fabricating a semiconductor device using precursor CMOS semicond

Details Fabricating a semiconductor device using precursor CMOS semicond Fabricating a semiconductor device using precursor CMOS semicond

1996-09-09

1999-02-23

Graybill, David

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

438624, 438626, 438627, 438637, 438631, 438642, H01L 218238

Patent

active

058743278

ABSTRACT:
Methods of planarizing one or more layers having an irregular top surface topology in a semiconductor device based on an underlying MOS structure are disclosed. Methods of creating doped wells or regions for the underlying MOS structure are also disclosed, using thick oxide growths on the surface of the substrate to mask implantation of ions into the wells. A technique for creating a pair of adjacent complementary oppositely-doped wells, such as for a CMOS structure, using a thick oxide growths as a mask is also disclosed. One of the methods of planarizing the one or more layers involves depositing, densifying and re-flowing a layer of glass on top of the topological layer. Another method of planarizing the one or more layers involves depositing, densifying and chemical-mechanically polishing the deposited and densified glass, thereby avoiding an additional temperature cycle (i.e., for re-flowing the glass) which would adversely affect underlying diffusions.

REFERENCES:
patent: 4019248 (1977-04-01), Black
patent: 4435895 (1984-03-01), Parillo et al.
patent: 4450021 (1984-05-01), Batra et al.
patent: 4490209 (1984-12-01), Hartman
patent: 4493142 (1985-01-01), Hwang
patent: 4586238 (1986-05-01), Yatsuda et al.
patent: 4609809 (1986-09-01), Yamaguchi et al.
patent: 4732685 (1988-03-01), Lee
patent: 4758306 (1988-07-01), Cronin et al.
patent: 4761384 (1988-08-01), Neppel et al.
patent: 4851097 (1989-07-01), Hattori et al.
patent: 4859619 (1989-08-01), Wu et al.
patent: 4929565 (1990-05-01), Parrillo
patent: 4950061 (1990-08-01), Kahng et al.
patent: 4980019 (1990-12-01), Baerg et al.
patent: 5023190 (1991-06-01), Lee et al.
patent: 5024961 (1991-06-01), Lee et al.
patent: 5069002 (1991-12-01), Sandhu et al.
patent: 5073509 (1991-12-01), Lee
patent: 5091289 (1992-02-01), Cronin et al.
patent: 5091330 (1992-02-01), Cambou et al.
patent: 5102822 (1992-04-01), Calligaro
patent: 5104482 (1992-04-01), Monkowski et al.
patent: 5106782 (1992-04-01), Matsuno et al.
patent: 5142828 (1992-09-01), Carry, II
patent: 5147818 (1992-09-01), Hikida
patent: 5169491 (1992-12-01), Doan
patent: 5217566 (1993-06-01), Pasch et al.
patent: 5219783 (1993-06-01), Moslehi
patent: 5225356 (1993-07-01), Cosentino
patent: 5225365 (1993-07-01), Cosentino et al.
patent: 5246882 (1993-09-01), Hartman
patent: 5252504 (1993-10-01), Lowrey et al.
patent: 5262344 (1993-11-01), Mistry
patent: 5283203 (1994-02-01), Gill et al.
patent: 5342802 (1994-08-01), Kubokoya et al.
patent: 5478761 (1995-12-01), Komori et al.
patent: 5514616 (1996-05-01), Rostoker et al.
patent: 5554555 (1996-09-01), Rostoker et al.
Construction Analysis; Hitachi HM5116100J8, 16-Megabit DRAM; Report No.SUB-9024-02; Integrated Circuit Engineering Corporation, Scottsdale, Arizona.
Construction Analysis; Samsung KM44C4100J-7, 16 Megabit DRAM; Report No. SCA-9108-22; Integrated Circuit Engineering Corporation, Scottsdale, Arizona.
Silion Processing for VLSI ERA, vol. 2: Process Integration; Stanley Wolf, Ph.D; pp. 381-385, pp. 277-287; Lattice Press, Sunset Beach, California, 1990.
Thin Film Process, by Vossen et al., pp. 497-521, 1978.

Affiliated with

Also associated with

Rating

Fabricating a semiconductor device using precursor CMOS semicond does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fabricating a semiconductor device using precursor CMOS semicond, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabricating a semiconductor device using precursor CMOS semicond will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-306388