Executing cache instructions in an increased latency mode

Details Executing cache instructions in an increased latency mode Executing cache instructions in an increased latency mode

2007-10-30

2007-10-30

Kim, Matthew (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S128000, C711S154000

Reexamination Certificate

active

10270753

ABSTRACT:
For instruction clusters for which no significant performance penalty is incurred, such as execution of hardware loops, a processor automatically and dynamically switches to a pipelined two-cycle access to an associated associative cache rather than a single-cycle access. An access involving more than one cycle uses less power because only the hit way within the cache memory is accessed rather than all ways within the indexed cache line. To maintain performance, the single-cycle cache access is utilized in all remaining instructions. In addition, where instruction clusters within a hardware loop fit entirely within a pre-fetch buffer, the cache sub-system is idled for any remaining iterations of the hardware loop to further reduce power consumption.

REFERENCES:
patent: 5450586 (1995-09-01), Kuzara et al.
patent: 5590368 (1996-12-01), Heeb et al.
patent: 5748875 (1998-05-01), Tzori
patent: 5819050 (1998-10-01), Boehling et al.
patent: 5854929 (1998-12-01), Van Praet et al.
patent: 5860097 (1999-01-01), Johnson et al.
patent: 5860106 (1999-01-01), Domen et al.
patent: 5870588 (1999-02-01), Rompaey et al.
patent: 5999734 (1999-12-01), Willis et al.
patent: 6006022 (1999-12-01), Rhim et al.
patent: 6182206 (2001-01-01), Baxter
patent: 6195593 (2001-02-01), Nguyen
patent: 6477683 (2002-11-01), Killian et al.
patent: 6477697 (2002-11-01), Killian et al.
patent: 6681294 (2004-01-01), Kato et al.
patent: 6845432 (2005-01-01), Maiyuran et al.
patent: 6961276 (2005-11-01), Atallah et al.
patent: 2002/0016887 (2002-02-01), Scales
patent: 2002/0103977 (2002-08-01), Ewoldt
patent: 2004/0064663 (2004-04-01), Grisenthwaite
patent: 2004/0098540 (2004-05-01), Itoh et al.
Hennessy, John L. and Patterson, David A., “Computer Organization and Design: The Hardware/Software Interface,” Morgan Kaufmann Publishers, Inc., 1998, pp. 569-570.
“IEEE 100—The Authoritative Dictionary of IEEE Standards Terms,” Seventh Edition, IEEE Press, 2000, pp. 859.
Hartoog, Mark R., et al., “Generation of Software Tools from Processor Descriptions for Hardware/Software Codesign,” Alta Group of Cadence Design Systems, Inc., 1997, 4 pages.

Affiliated with

Also associated with

Rating

Executing cache instructions in an increased latency mode does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Executing cache instructions in an increased latency mode, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Executing cache instructions in an increased latency mode will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3903294